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[57] ABSTRACT
A computer system using adaptive voting to tolerate
failures and operate in a fail-operational, fail safe
manner. Each of four computers is individually con-
nected to one of four external input/output (I/O) bus-
ses which interface with external subsystems. Each
computer is connected to receive input data and com-
mands from the other three computers and to furnish
output data and commands to the other three comput-
ers.
An adaptive control apparatus including a
voter-comparator-switch (VCS) is provided for each
computer to receive signals from each of the
computers and permits adaptive voting among the
computers to permit the fail-operational, fail-safe
operation.
7 Claims, 18 Drawing Figures
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ADAPTIVE VOTING COMPUTER SYSTEM mine operation/failure status, with the remaining two
ORIGIN OF THE INVENTION computer modules being either also in a comparison
mode or individually doing other computations; or se-
The invention described herein was made in the per- lector operation with each computer performing non-
formance of work under a NASA contract and is sub- 5 redundant computations.
ject to the provisions of Section 305 of the National A computer module is determined to be failed when-
Aeronautics and Space Act of 1958. Public Law ever the self-testing equipment of the computer module
85-568 (72 Stat. 435; 45 U.S.C. 2457). indicates that the computer module is failed, or alterna-
BACKGROUND OF THE INVENTION tively when a maJority of control apparatus with other
10 computer modules indicate that the computer module
Field of Invention is failed.
The present invention relates to digital computer sys- The control means of each control apparatus of the
terns. present invention includes P-matrix means for storing
the operational/failure status of the computer modules;
Description of the Prior Art 15
 R.matrix means for storing the desired interconnection
In the prior art, such as U.S. Pat. Nos. 3,536,259; mode of the adaptive means; and S-matrix means for
3,348,197; and 3,517,171, certain approaches towards storing the error status of data to the adaptive means,
error-detection and fail-safe operation in individual Intercommunication and control operations between
digital computers were attempted. • the computer modules, data buses, control means, and
One approach used special error detecting codes to adaptive means are performed in an input-output pro-
determine if a subsystem or unit in the computer had cessor of the control apparatus.
failed. Upon detection of a failure, the failed subsystem The input-output processor and computer modules
was either replaced by self-repairing circuitry in the can then be programmed to reconfigure the computer
computer, or the computer forced to "fail-safe" and system to continue operational in the event of a failure
adapt an operating status causing the equipment con- in one or more of the computer modules,
trolled to remain in a safe condition.
A second approach was to use voting or comparison BRIEF DESCRIPTION OF DRAWINGS
between redundant subsystems, with a majority of the FIG. 1 is a schematic electrical circuit diagram of the
voting subsystems determining the proper operating interconnection of a plurality of computer modules
condition and indicating failure of subsystems which
 with Ae control apparatus of the present invention;
were not in such condition.
 FIG 2 and FIG. 3 are schematic circuit diagrams of
While the prior art was useful for individual comput-
 the control means and adaptive means of the apparatus
ers, the prior art approaches were undesirable for use
 of tne present invention-
with long duration, high reliability computer require-
 FIGS 4j Sj 6j 7> g 8A 8B gc and 9 are detailed
ments, such as guidance and control for extended space ^hematic electrical circuit diagrams of subsystems of
flight missions.
 the controi means and adaptive means shown in FIGS.
SUMMARY OF INVENTION 2 and 3'>
FIG. 10 is a schematic electrical circuit diagram of
Briefly, the present invention provides an adaptive ^ ^ . ^ ^
 of ^  contro, a aratus of
control apparatus for interconnecting operational units ^ ^ ^^ ^
of a plurality of self-testing computer modules with a ^ ,,
 and „ ^ A^A ^^
data bus while excluding failed computer modules from . . . . .. .. , , , , .
. ,. ... Jr . . .
 A . , electrical circuit diagrams of subsystems of the input-communication with the data bus. A control means , . ,,._ .; r
with each computer module determines the opera-
 4J output processor shown in FKS. 10.
tional/failure status of the computer modules, and an DESCRIPTION OF PREFERRED EMBODIMENT
adaptive means connects selected operational com- , . ' .
puter modules in a desired interconnection mode or ta ** drawmgs the letter S designates generally a
configuration with the data bus in response to the oper- computer system for use with the present invention,
ational status of the computer modules. .„ The computer system S includes four computers: a
The control apparatus provides adaptive or recon- 5° computer A, a computer B, a computer C. and a com-
figurable operation and interconnection of the plural Puter D Each of** computers A, B, C, and D are gen-
computer modules in accordance with their opera- eral P"1?086 digital computers and are connected to
tional/failure status in order to provide a fail- individual input/output (I/O) data busses 10, 20, 30,
operational, fail-safe operation, tolerating three succes- and 40« which interface with local processors of exter-
sive module failures. When used with four computer nal subsystems. The computers A, B, C, and D are m-
modules, the control apparatus of the present invention terconnected with the data busses 10, 20, 30, and 40,
permits operation in the following interconnection in a manner to be more evident hereinbelow, to provide
modes: four-way voting, wherein each computer mod- the fault tolerant, fail-operational, fail-safe operation of
ule is performing the same operation, with one or more
 6Q the computer system S by the use of adaptive voting,
control apparatus providing voting or failure analysis to The computers A, B, C, and D are general purpose
determine operational/failure status of the computer digital computers of the conventional type. Accord-
modules; three-way voting, wherein three computer ingly, each of the computers includes a processor mod-
modules are redundantly operating and undergoing ule, or arithmetic unit, a memory module or storage
failure analysis by voting of one or more control appa- ,, unit, and self-test or self-repairing components, such as
ratus, with the fourth computer module on standby sta- for example the type set forth in U.S. Pat. No.
tus or performing other computations; two-way com- 3,348,197. Further, the computers contain a parallel
parison between two of the computer modules to deter- input/output channel providing rapid data transfer with
•3,783,250
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other computer systems and mass memory storage sys- c. Type 3, for computer-to-parallel channel commu-
tems. . nication.
The computers A, B, C, and D may further have in- . Tyep 1 channel communications are bit serial-word
put/output (I/O) processors of the conventional type serial. The channels are completely independent from
for providing intercommunication with the other com- 5 each other so that the IOP of a particular computer
puters and with a control apparatus P of the present in- module may be simultaneously receiving information
vention. Alternatively, as will be set forth hereinbelow, from lOPs with the other three computers and sending
the control apparatus P may be of the type having an information to such other lOPs on its Type 1 output
input/output processor (IOP) therewith for providing channel. The information on the Type 1 channels may
intercommunication between the computers, the con- 10 be either data or commands, and may be destined for
trol apparatus P, and the I/O busses 10, 20, 30, and 40. tne IOP or the VCS. Likewise, the information sent out
The computer A provides data and commands to its as- on the Type 1 channel may originate from the IOP or
sociated control apparatus P and to the computers B, from the VCS in the control apparatus P.
C, and D over an output channel 11. The computer A TvPe 2 channel communications are bit serial-word
receives data and commands from its associated con- 15 serial and provide data and commands from the com-
trol apparatus P over an input channel 12. Further, the Puter module to the associated I/O data bus 10, 20, 30,
computer A receives data and commands from the or 40> «* the case maY be that connects the computer
computers B, C, and D over their respective output system s to various external subsystems. The transfer
channels 21, 31, and 41, respectively. Further, the con- of data over the ^P6 2 channel is under control of the
trol apparatus P with each of the computers A, B, C, 20 IOP- and external subsystems, as will be set forth here-
and D receives data and commands from each of the inbelow, communicate with the IOP only when permit-
output channels 11, 21, 31, and 41 of the computers A, ted to do so ** the IOP
B C and D ^s s been previously set forth, the Type 3 channel
Further, the control apparatus P with the computers „ is used for communication to mass memory storage de-
B,C, and D, respectively, provides data and commands 2S vces and other dev.ces requiring rapid data transfer
over an input channel 22, 32, and 42, respectively, to ™th *e Computer system S^ As has been set forth, the
the computers B, C and D. Type 3 channel °Perates under control of ** computer
~. j .- i
 n r ., . • module for rapid data transfer purposes.The adaptive control apparatus P of the present in- v r . v .... . , .
. . . . .- i r .u if The IOP operates upon receipt, as will be set forth
vention interconnects operational ones of the self- ,n . ... . , j. , . .,
... . A n J - i j w x u - f c f j hereinbelow, and decoding of a command and/or atesting computers A, B, C, and D, hereinafter referred . i J ^
 L ri_ j6 r
 j , ••• i_
 f i. u • u control word from the memory of the computer mod-to as computer modules, as will be set forth herembe- . _, , ' . .. r , .,
. . . . . - . . ... , j- ule. The .commands are stored in the memory of thelow with their respective data buses while excluding
 uter module ^ afe cal)ed forth from ^ CQm_
failed or inoperational computer modules from com-
 modu,e ^ lQp ^^ wofds
munication with the data bus. 35
 in the me of ^ computer module> or may be re_
Each of the control apparatus P include, a Voter-
 cejved from Qther CQ ter modu,es •„ the tem s
Comparator-Swnch (VCS in the accompanying draw-
 Qver the Jype , channe, The contro, wQrds afe exe
ings) including a control unit 100 (FIG. 2) and an
 cuted when specified by a command or when received
adaptive switching unit including a buffer shift register
 Qver the Type j cnannel
and input switching unit 120 and a voter-comparator- 40
 The contro, words cayse ^ Iop to operate> in a
selector and buffer register unit 140. The control appa-
 manner to be set fortn hereinbeiow> to carry out the in.
ratus P also can include an Input/Output Processor
 formation transfer and intercommunication operations
(IOP in the accompanying drawings). As has been pre-
 of the cornputer system s> including data transfer be-
viously set forth, the IOP may be the Input/Output unit
 tween computer modules, data transfer between com-
m the general purpose computer, or may be a special 45
 puter modu)es and external subsystems, and also data
IOP according to the present invention. transfer between computer modules and control appa-
As will be set forth in detail hereinbelow, the VCS is ratus P.
capable of operating on redundant data in a majority
voting or a comparison mode, thereby performing a re- VOTER-COMPARA TOR-SWITCH (VCS)
dundancy reduction of either 4:1, 3:1, or 2:1, or the 50 since the VCS for each of the control apparatus P is
VCS may operate independently on non-redundant ifce in structure and function to the others, differing
data. The VCS is adaptive in that it may be switched
 oniy ;n the input channels and output channels asso-
into different operating modes as desired, and also in elated with the control apparatus P for such VCS, only
that failures in the computer system S are detected and the VCS for the computer module D will be set forth
removed from the computer system S on the basis of 5S jn detail, it being understood that the VCS for each of
adaptive majority logic. the other computer modules B, C, and A are like in
The IOP functions as an independent processor oper- structure and function thereto.
ating under a stored program in the memory of the Incoming data and commands from the other three
computer module with which the particular IOP is asso- computer modules are received in the IOP of the appa-
ciated, and is capable of interfacing with the internal ratus P, in a manner to be more evident hereinbelow,
memory with such computer via a memory bus as will at the Type 1 input channels thereof and are furnished
be set forth hereinbelow. The IOP has three input/out- by the IOP over data buses conductors lOlo, lOlb, and
put functions which are classified as follows: . lOlc to a data bus lOOb of the control unit 100 and the
a. Type 1, for computer-to-computer communica-
 6J buffer shift register 120 in the VCS (FIG. 2). An inter-
tion; ..... - . .
 naj channel in the IOP provides commands and data
b. Type 2, for computer-to-external subsystem com- from the computer module D over a conductor or data
munication; and '• ' • bus 101</ to the control unit 100 and the buffer shift
3,783,250
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registers 120. It should be understood that the terms 125 to provide such input switching unit with the data
conductor and data bus when used hereinbelow are from computer module A. In a like manner, conductors
used interchangeably. . 1216, 121c, and 12Id, respectively, provide synchro-
The conductors lOla, 1016, lOlc, and lOld are fur- nized data from computer modules B, C, and D present
ther connected to a routing logic unit 160 in the VCS 5 on the input conductors 1016, lOlc, and lOlrf to the
in order that the data and commands from the input switching unit 125.
voter-comparator-selector 140 and from the I/O data An output conductor 106a from an R-Matrix 106 in
bus 40 may be switched and routed to the desired desti- the control unit 100 of the VCS provides control sig-
nations. An output conductor 102a provides electrical nals to the buffer shift registers 121 (FIG. 3) to control
communication between the routing logic unit 160 and 10 presentation of the data from the buffer shift registers
an internal memory within the computer module D 121 to the input switching unit 125.
through the IOP of the control apparatus P associated .Each of the buffer shift registers 121 is like in struc-
with such computer module. ture, differing in function only in the particular com-
A line driving amplifier 103 is electrically connected puter module, to which such buffer register is con-
to the routing logic unit 160 and provides a connection 15 nected. Hence, buffer shift register 121 receiving data
over a conductor 104 to the IOP in order that Type 1 from computer module A is set forth in detail (FIG. 4),
output channels from the IOP may provide data over while the buffer shift registers 121 for data from com-
the output channel 42 from the control apparatus P to puter modules B, C, and D are designated as "VCS
the other computer modules. Input Channels" 2, 3, and 4, respectively (FIG. 4).
The control unit 100 of the VCS is electrically con- 20 Considering now the details of the buffer shift register
nected by an output conductor lOOa to the buffer shift 121, incoming decoded data is received from an input
register and input switching unit 120 and to the buffer register in the IOP, as will be set forth hereinbe-
voter-comparator-selector and buffer register unit 140 low, over a bus lOlfl in the buffer register 121 under
in order to control the operation thereof, as will be control of a mode control unit 122. The mode control
more evident hereinbelow. The voter-comparator- 25
 Unit 122 receives signals over a bus 1060 from the con-
selector unit 140 is electrically connected by a conduc- trol unit 100 indicative of the proper routing destina-
tor 140a to the control unit 100 in order to provide in- tions of the data in the buffer shift register 121 in ac-
formation as .to the status of the unit 140. The cordance with the operating mode of the VCS, whether
voter-comparator-selector unit 140 is further electri- four-way voting, three-way voting, comparison or se-
cally connected to a line-driving amplifier 1406 in 30 lection. The mode control circuit 122 further receives
order to provide an output signal to the I/O data bus 40 signals over a bus 122a from the routing logic unit 160
in order that the data from the computer system S may to cause transfer of the data between a plurality of
be furnished to external subsystems for use thereby. An buffer registers designated VCS buffer registers 1, 2,
input conductor 160a electrically connects a line- and 3, respectively, when a previous VCS operation has
receiving amplifier 1606 to the routing logic unit 160 35 been completed or when it is desired to advance data
in order that incoming data from the I/O data bus 10 to the VCS from the buffer register 121.
may be switched through the routing logic unit 160 to The VCS buffer register 1 receives the data from the
the appropriate receiving channels. Further, a conduc- IOP in word parallel format over the conductor lOla.
tor 140c electrically connects the voter-comparator- When the next word is ready for loading into the buffer
selector 140 to the routing logic unit 160 in order that 40 register 1, the word currently present in the register 1
the output fo the voter-comparator-selector unit 140 is transferred to buffer register 2. Similarly, the word in
may be also provided over the Type 1 channels to the buffer register 2 is transferred to buffer register 3. Each
other computer modules. An input conductor 160c of the registers 1, 2, and 3 in TBR 121 have associated
electrically connects the conductors lOla, 1016, lOlc, therewith an indicator flip-flop which is set by the read-
and lOld to the routing logic unit 160 in order to pro- in of a complete word of data into the associated buffer
vide the incoming data to such routing logic unit. register. The buffer register indicators for the buffer
Considering the VCS more in detail (FIG. 3), the register 1, 2, and 3 are electrically connected over the
components and units thereof will be set forth and de- conductors 160c to the routing logic unit 160 (FIG. 9)
scribed in detail (FIGS. 4-9) hereinbelow. in order that the movement of data through the buffer
„ • , „ registers 121 may be controlled by the mode control
Triple Buffer Registers (FIGS. 3 and 4)
 umt m fa accordance with ^  desired voting mode of
A plurality of buffer shift registers 121 are provided, the voter-comparator-selector unit 140.
each being connected with an individual one of the The buffer register 1 indicator further receives a "Set
input conductors lOla, 1016, lOlc, and lOld in the Indicator" input signal from the IOP when a complete
VCS. The buffer shift registers 121 together with an data word has been transferred into the buffer register
input switching unit 125 (FIG. 3) comprise the buffer 1. Upon receipt of the "Set Indicator" input signal, the
shift register and input switching unit 120 (FIG. 2). mode control circuit 122 tests the signals present on
The buffer shift registers 121 in the VCS provide bit the input line 1060 to determine the mode of operation
synchronous data to the input switching unit 125 and of the buffer register 121. The mode of operation is de-
allow for a word time for the data from the computer termined by the signal present on the conductor 122a
modules through the IOP to be out of synchronization from the Routing Logic Unit 140.
as much as one-half word. In this manner, the computer As will be set forth hereinbelow, control circuitry in
modules need not be operated in bit synchronization the Routing Logic Unit 140 provides signals over the
when operating in the voting or comparison modes to
 65 conductor 122a to the mode control circuit in order to
be set forth hereinbelow. cause the buffer registers 1, 2, and 3 to advance data
An output conductor 121a electrically connects the therethrough. Receipt of a "VCS advance Register Sig-
buffer shift register 121 with the input switching unit nal" on the conductor 122a, formed in a manner to be
3,783,250
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set forth hereinbelow, causes the buffer register 1 to in the computer module indicates such computer
data to the upper registers 2, or 3 in accordance with module to be failed;
the state of the "VCS Advance Register Signal." A true b. a computer module is indicated as being in a fail-
or logical "1" signal as a "VCS Advance Register" sig- ure status whenever a majority of the computer
nal causes the data to be transferred from the buffer 5 modules currently voting, as will be set forth here-
register 1 directly to the buffer register 3, advancing inbelow, indicates such particular computer mod-
past the intermediate buffer register 2 under control of ule is in a failure status.
the mode control unit 122. The "VCS Advance Regis- The P-matrix logic unit 110 furnishes the opera-
ter" signal is a true signal when the VCS is operating tional/failure status so derived over data buses 111 to
as a three-way voter. This is due to the requirement 10 the P-matrix unit 105.
that only three computer modules be operated in bit Accordingly, the P-matrix unit 105 associated with a
synchronization during three-way voting operations. particular computer module contains in storage ele-
When operating in three-way voting operations, failure ments therein, as will be set forth hereinbelow, that
of the computer modules to achieve synchronization particular computer module's failure status opinion of
within the limit set forth hereinabove causes an error 15 the other computer modules and the majority decision
indication from the IOP. as to the failure status of each computer module, ar-
Similarly, when operating in the four-way voting rived at upon a basis of adaptive majority logic,
operation, four computer modules are required to op- An R-matrix unit 106 stores in memory elements
erate in synchronization, thereby requiring that the therein the desired interconnection mode of the
buffer registers 1, 2, and 3 each receive data since data 20 voter-comparator-selector unit 140, whether four-way
synchronization within such limits is now required. voter, three-way voter, two-way comparator, or selec-
Further, when operating as a two-way comparator, tor. Further, the R-matrix storage unit 106 furnishes
only the buffer register 1 receives data, since synchro- electrical signals over data buses 107 to an R-matrix
nization between only two computer modules is re- logic unit 112 (FIG. 3) which operates under a majority
quired. 25 decision rule as to the selection of the mode of opera-
Thus, it can be seen that the buffer registers 121 per- tion for the yoter-comparator-selector unit 140. Fur-
mit synchronization between data from each of the ther, the R-matrix logic unit 112 is adaptive in that in-
computer modules, which are not synchronized with formation as to the operational/failore status of the
respect to each other, within plus or minus two data computer modules is used by the R-matrix logic unit
words, in accordance with the number of computer 30 \\2 to determine which of the computer modules are
modules furnishing data to the VCS, whether four-way ,n the failure status, and accordingly, whose informa-
voting, three-way voting, or two-way comparison. tion in the R-matrix unit 106 should be disregarded or
The following chart provides a listing of the number ignored.
of flip-flops necessary to implement the buffer registers The P-matrix storage unit 105 and the R-matrix stor-
121 for each of the four buffer registers 121 in a VCS 35
 age unit i06, as well as the P-matrix logic unit 110 are
with each computer module: electrically connected to the input conductor lOOfe and
TRIPLE BUFFER REGISTER receive data from the other computer modules in order
to store therein the opinion of other computer, modules
(4 required per VCS)
 as to the operational/failure status of the particular
VCS Buffer Register 1 17 Bits 40 computer module with which each control unit 100 is
VCS Buffer Register 2 17 Bits used.
VCS Buffer Register 3 17 Bits The control unit 100 further includes an S-matrix
VCS Buffer Register 1 Indicator 1 Bit storage unit 116 which stores therein error status of
VCS Buffer Register 2 Indicator 1 Bit input data to the adaptive voter-comparator-selector
VCS Buffer Register 3 Indicator 1 Bit unit 140. Unit 140 provides such error status to the S-
Mode Control B 4 Bits matrix storage unit 116 over a conductor bus 140a, as
has been previously set forth.
Control Means Further, the information content of the P-matrix stor-
The control means or control unit 100 (FIGS. 3 and age unit 105, the R-matrix storage unit 106, and the S-
5—7) operates on the principle of adaptive majority matrix storage unit 116 is provided to the IOP for trans-
logic, as has been previously set forth. The control unit fer to similar storage units' in other computer modules
100 controls the operating mode of the voter-compara- as will be set forth hereinbelow.
tor-selector 140 to cause same to operate in the desired P m t '
voting mode, whether four-way voting, three-way vot-
 5j
ing, two-way comparison, or selection. Further, the As has been previously set forth, the P-matrix storage
control unit 100 in each VCS determines the opera- unit 105 contains information as to the operational/fail-
tional/failure status of each of the computer modules ure status of each computer module. The P-matrix stor-
A, B, C, and D. The operational/failure status of the age unit 105 is a four-by-four matrix of bistable digital
computer modules is stored in each control unit in a P-
 60 memory devices. Each of the memory devices in the P-
matrix unit 105. matrix bears a designation indicative of the information
A P-matrix logic unit 110 (FIG. 3) derives the opera- content therein as follows: each memory storage ele-
tional/failure status of each of the computer modules ment in the P-matrix bears a unique designation i.j.,
and indicates a failure status for a particular computer wherein i designates the particular computer module
module when either of the following two conditions oc-
 65 testing a computer/ A logic " 1" is used to indicate that
Cur: computer i tests computer j to be operational; whereas
a. a computer module is indicated as failed when self- a logical "0" is used to designate if computer module
testing equipment, of the type previously set forth, i tests computer module j to be failed.
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' Thus, the row of storage elements AD, BD, CD, and puter module D and from an Enable DD flip-flop llOa.
DD in the P-matrix (FIG. 5), contain therein the opin- The self-testing equipment in the computer module D
ion of the computer modules as to each other's opera- is connected by a conductor 107 to the input terminal
tional/failure status as follows: memory element AD lOSe.
contains therein the operational/failure status of com- 5 A second input 1 OS/of the AND gate 105c is electri-
puter module D as determined by computer module A; cally connected over the data bus 111 to the Enable
similarly, the storage elements BD and CD contain DD flip-flop llOa at the P-matrix logic unit 110 of the
therein computer module B 'sand computer module C's control unit 100. The Enable DD flip-flop llOa
opinion as the operational/failure status of computer provides a logic "1" output signal over the conductor
module D. 10 111 upon receipt at an input terminal 1106 of a "One
The information content of the storage elements AD, Set DD" signal formed in the P-matrix logic unit 110
BD, and CD in computer module D is furnished to the in a manner to be set forth hereinbelow. Further, the
P-matrix unit 105 in the control unit 100 of the com- enable DD flip-flop llOa provides a logic "0" over the
puter module D by the IOP in the control apparatus P data bus 111 upon receipt at an input terminal llOc of
associated with the computer module D, as will be set 15 a "Zero Set DD" signal formed in the P-matrix logic
forth hereinbelow. unit 110 in a manner to be set forth hereinbelow.
The memory storage element DD in the P-matrix • . . .
storage unit 105 associated with computer module D P-matnx Logic Unit
contains the operational/failure status of the computer The P-matrix logic unit 110 in each control unit 100
module D determined, as will be set forth hereinbelow, 20 for a control apparatus P associated with a particular
in accordance with the status of self-test equipment computer module derives for the diagonal element in
within the computer module D as well as the majority the P-matrix storage unit 105 the adaptive majority
opinion of the other computer modules as to the opera- vote as to the operational/failure status of such particu- '
tional/failure status of the computer module D. The in- lar computer module.
formation content of the storage element DD is fur- 25 The adaptive majority logic vote takes the form of
nished by the IOP, as will be set forth hereinbelow, to the "Zero Set DD" and the "One Set DD" signals fur-
similarly designated storage elements in the P-matrix nished to the Enable DD flip-flop 111 for the P-matrix
storage units of other control apparatus P, associated storage unit 105 used in connection with the computer
with each of the computer modules A, B, and C, by module B as has previously set forth,
being provided to the IOP over the data bus 1006, as 30 As has been previously set forth, the P-matrix storage
is evident from FIG. 5. unit 105 receives the operational/failure status signals
Similarly, each of the remaining rows in the P-matrix from P-matrices and from the IOP and stores such
storage unit 105 in each of the control apparatus P of operational/failure status therein. The operational/fail-
the present invention contain therein information de- • ure status signals so stored are furnished to the P-
rived in a like manner as to the operational/failure sta- 35 matrix logic unit 110 over a data bus 111 (FIG. 3).
tus of the computer modules A, B, C, and D. The "One Set DD" and "Zero Set DD" signals fur-
Thus, it can be seen that the storage elements AA, nished to the enable DD flip-flop are derived in accor-
BB, CC, and DD, representing the diagonal elements in dance with the following Boolean logic equations:
the P-matrix storage unit represent the operational/fail- ZeroSet DD = (AA) (BB) (AD) (BD) -I- (AA) (CC)
ure status of each of the computer modules A, B, C, 40 (AD) (CD) + (BB) (CC) (BD) (CD)
and D as determined by the P-matrix logic unit 110 and One Set DD = (AD) (BD) (CD) (AA) (BB) (CC) +
by the self-test equipment within the computer module. (BD) (CD) (AA) (BB) (CC) + (ADMCD) (AA)
Further, the off-diagonal storage elements AB, AC, and (BB) (CC) +JAD) (BD) (AA) (BB) (CC) + (AD)
AD represent the computer module A's opinion as to (AA) (BB) (CC) + (BJJ) (AA) (BB)_(CC) + (CD)
the operational/falure status of computer module B, C, 45. (AA) (BB) (CC) + (AA) (BB) (CC)
and D. The storage elements BA, BC, and BD thus con- Similar logic equations for the "Zero Set AA," "One
tain the operational/failure status opinion of computer Set AA", "Zero Set BB", "One Set BB", "Zero Set
modules A, C, and D as determined by computer mod- CC'Yand "One Set CC" signals are evident to those of-
ule B. Further, the storage elements CA, CB, and CD ordinary skill in the art from the above equations for
contain the operational/failure status opinion of com- such signals for diagonal element DD in the P-matrix.
puter modules A, B, and D as determined by computer Such equations can be also derived by substituting
module C. the letter D each time it appears in the above equations
The storage element DD (not shown) is of like struc- for the letter A, B, or C representing the particular di-
ture and function to the remaining fifteen bi-stable agonal element to be set in accordance with the adapt-
memory devices in the P-matrix such as flip-flops AD, ive logic of the P-matrix logic unit 110 in the control
BD, and CD (FIG. 5) and receives the operational/fail- unit 100.
ure status opinion of the computer module D at an Examination of the "Zero Set DD" equation set forth
input terminal 105a. The input terminal 105a receives hereinabove shows that the diagonal element DD in the
the signal for storage element DD over a conductor ,- P-matrix storage unit 105 is set to logical "0" indicating
1056 from an AND gate lOSc. The signal present on a failure status in computer modulus B whenever a ma-
the conductor 1056 is inverted by an inverter lOSd and jority, or two of the three remaining computer modules
provided as the reverse'level of the signal present on and their associated control units 100, indicate failure
input terminal 105a, namely DD at the alternative status in the computer module D. As has been previ-
input to the bi-stable storage element DD.
 65 ously set forth, the diagonal storage element DD is also
The AND gate 105c provides a logic " 1" output sig- driven to a logical "0" if self-testing equipment in the
nal upon receipt at an input terminal 1056 of a logic computer module D indicates a failure status and fur-
" 1" signals from the self-testing equipment in the com- rushes a logical "0" signal to the AND gate lOSc.
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A suitable example of a digital logic circuit for deriv- 113, bears a logical " 1" level. Thus, each of the eight.
ing each of the "Zero Set DD" signal and the "One Set AND gates 114a through 114A form an output signal in
DD" signal will now be set forth. However, it should be accordance with each' of the eight terms of the "One
understood that alternative digital logic circuits equally Set DD" signal equation previously set forth,
capable of forming such signals are readily evident to 5 An OR gate 114i receives the output from each of the
those of ordinary skill in the art based upon the digital AND gates 114a through 114/1 and provides a logical
logic equations for forming such signals previously set " 1" output signal upon the appearance of a logical " 1"
forth. A suitable reference setting forth the manner to at the output terminals of at least one of the gates 114a
derive digital logic circuits to perform digital logic through 114/z. Accordingly, it can be seen that the One
functions in accordance with Boolean equations is, for 10 Set DD circuit 114 furnishes an output signal to the
example, "Logical Design of Digital Computers", input terminal 1106 of the enable DD flip-flop llOa
Phister, John Wylie & Sons, Inc., Publishers, New indicating that the adaptive majority logic of the P-
York, 1958. Thus, the remainder of the digital logic cir- matrix logic unit has voted that the computer module
cuitry will be set forth in Boolean algebra format, it D is in an operational status.
being understood that design of the AND and OR gates IS The operational/failure status of the computer mod-
for forming outputs in accordance with such equations ules so determined in the P-matrix logic unit 110 and
can be performed as taught in the Phister reference indicated at the enable flip-flops thereof is provided
previously set forth. . over the data bus 111 to the P-matrix storage unit 105,'
The zero Set DD circuit 113 (FIG. 6) of the P-matrix as has been previously set forth in order that the stor-
logic unit 110 includes three AND gates 113a, 1136, 20 age elements in the P-matrix storage unit 105 may store
and 113c. Such AND gates are designated in conven- the operational/failure status of the computer modules,
tional digital circuit design format, with a circle at an An input conductor 112a provides the operational/-
input thereto indicating that the input signal is inverted failure status as represented by the diagonal storage el-
upon application to such AND gate. Thus, the AND ements in the P-matrix storage unit 105 to the R-matrix
gate 113a provides a logical "1" output when the first 25 logic unit 112 which, as will be set forth hereinbelow,
term of the "Zero Set DD" signal equation previously performs adaptive majority logic on the desired opera-
set forth is satisfied by the presence of a logical " 1" as tional status thereof as presented by the R-matrix 106,
each of its terms.. The input signals are furnished to the in order to form output signals provided over the con-
P-matrix logic unit 110 from the P-matrix storage unit ductor 1000 to the input switching unit 125 and
105 and the IOP, as has been previously set forth. 30 voter-comparator-selector 140.
Similarly, the AND gate 113b forms a logical "1" The input switching unit 125 and voter-comparator-
when the inputs applied thereto are each logical "1", selector 140 adapt themselves responsive to such sig-
satisfying the second term of the "Zero Set DD" equa- nals from the control unit 100 and connect selected op-
tion previously set forth. In a like manner, the AND erational computer modules in a desired interconnec-
gate 113c forms a logical " 1" output signal when each 35 tion mode with the data bus associated with the partic-
of the input signals applied at the inputs thereof are log- ular control control apparatus P.
ical "1" satisfying the third term of the "Zero Set DD" The output of the P-matrix storage unit to the R-
signal. ' matrix logic over the conductor 112a indicating the
An OR gate 113d is electrically connected to the out- operational/failure status of the computer modules is
puts of the AND gates 113a, 1136, and 113c, forming 40 designated as follows: Xt defined as an operational
a logical " 1" output in response to the presence of a state of computer module i; and Zi is defined as an indi-
logical "1" present at output of one or more of the cation of a failure status of computer modules i. Ac-
AND gates 113a, 1136, and 113c. cordingly, for computer module D, XD=DD; and
Accordingly, it can be seen that the Zero Set DD cir- ZD=DD.
cuit 113 provides a logical "1" output signal in re- 45 .
sponse to input status signals from the P-matrix storage -M x
unit 105 in compliance with the "Zero Set DD" storage The R-matrix storage unit 106 receives data over the
equation previously set forth. Such "Zero Set DD" sig- data bus 1006 from the IOP in each of the computer
nal is furnished to the input terminal 110'c of the enable modules A, B, C, and D indicative of the desired inter-
DD flip-flop llOa, as has been previously set forth, in connection mode, whether four-way voting, three-way
order to indicate that the adaptive majority logic of the voting, two-way comparison, or selection, from each of
P-matrix logic unit 110, as indicated by a majority of the four computer modules, as has been previously set
the computer modules has tested computer module D forth,
as being in a failure status. „ The R-matrix storage unit 106 is, like the P-matrix
An One Set DD circuit 114 (FIG. 7) receives input storage unit 105, a four-by-four matrix of bi-stable
signals, as is evident from the drawings, from the P- memory devices storing therein the indications of the
matrix storage unit 105 and forms an output signal in desired interconnection mode from each of the four
accordance with the "One Set DD" equation previ- computer modules. The four horizontal rows in the
ously set forth. Each of a plurality of AND gates 114a, . four-by-four matrix of storage elements in the R-matrix
1146, 114c, H4d, H4e, 114/, 114g, and 114/i receive storage unit 106 each represent a particular computer .
inputs at input terminals thereof in accordance with the module's interpretation of the participation of itself
"One Set DD" signal equation previously set forth. The .and each of the remaining computer modules in the
gates 114a through 114A form a logical "1" output sig- computer system S. Thus, the D row in the R-matrix
nal at an output terminal thereof when the signal pres-
 65 storage unit includes four bi-stable memory devices
ent at each of the input terminals, including the in- each having a logical " 1" output if the computer mod-
verted ones indicated by a circle at such input, as has ule D transmits a signal indicating that each computer
been previously set forth with respect to the circuit module in the computer system S is indicated by the
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computer module D as the desired interconnection operational/failure status of the computer modules in
mode, in other words four-way voting, for the com- the computer system S, and further receives input sig-
puter system S over the I/O buses with the external sub- nals over the conductors 107 from the R-matrix storage
systems. unit 106 indicative of 'the desired interconnection
The signals indicating the desired interconnection 5 mode of the computer modules. The R-matrix logic
mode of the computer modules are furnished to the R- unit performs the adaptive majority logic on the input
matrix from the IOP as has been previously set forth. signals so received in order that the majority of the op-
A computer module that is not participating in the par- erational computers (as defined by the signals XA, XB,
ticular interconnected mode is required by signals from XC, XD indicating an operational status of such com-
the remainder of the operational computer modules to 10 puters as well as the signals ZA, ZB, ZC, and ZD indie-
insert all logical "0" in its particular row and to furnish ative of failure status in the computer modules) agree
such logical "0" through its IOP to the lOP's in R- that a particular interconnection mode as represented
matrices in the other computer modules. by the status of the R-matrix storage unit 106 is estab-
Thus, it can be seen that each of the four rows, lished in the voter-comparator-selector, as will be set
namely the A row, the B row, the C row, and the'D row 15 forth hereinbelow.
in the R-matrix storage unit of each of the control units The R-matrix logic unit 106 forms an output signal
100 presents at the output terminals of the bi-stable 4V and provides same to the input switching unit 125
memory devices in such row in the R-matrix storage and the votor-comparator-selector 140 in response to
unit 106 a four bit binary number. Thus, as has been a status indication in the R-matrix storage unit four-
previously set forth, should the computer, module D be 20 way voting is the desired interconnection mode and an
presently indicating that the desired interconnection indication from the P-matrix storage unit 105 that each
mode is four-way voting, each memory element in the of the four computer modules is in an operational sta-
D row in the R-matrix storage unit 106 will have a logi- tus. Thus, the R-matrix logic unit 112 contains suitable
cal " 1" at the output terminal thereof, or binary logic and gates to form an output signal 4V in accor-
"1111". Binary " 1111" is also equivalent to decimal 15 2S dance with the following Boolean logic equation:
as is known. 4V = (rA15) (rBIS) (rC15) (XA) (XB) (XC) +
For ease of reference in discussion of the R-matrix (rA15) (rBIS) (rD15) (XA) (XB) (XD) + (rA15)
logic unit 112 to be set forth hereinbelow, the status of (rCIS) (rD15) (XA) (XC) (XD) + (rBIS) (rCIS)
each row in the R-matrix storage unit 106 shall be de- (rd!5) (XB) (XC) (XD)
fined as a row status signal riN wherein i corresponds 30 The term rA15, rBIS, rCIS and rD15 are defined in
to the particular row in the R-matrix storage unit, accordance with the row status indications .defined
whether A, B, C, or D designating the desired intercon- hereinabove with respect to the R-matrix storage unit
nection mode as determined by the particlar computer 106.
modules A, B, C, or D, respectively; and N represents The R-matrix logic unit 112 forms an output signal
the decimal equivalent of the binary number or output 35 3V indicating a three-way voting status between corn-
status signal from each of the four bi-stable memory de- puter modules A, B, and C in suitable logic gates, as set
vices in such particular row. forth in the Phister reference previously set forth here-
As an example, when the D row in the R-matrix stor- inabove, in accordance with the following Boolean
age unit 106 is indicating the desired interconnection logic equation:
mode of the computer modules A, B, C, and D to be 40 3V/ABC = (rA14) (rB14) (rC14) (XA) (XB) (XC)
four-way voting, providing a binary " 1111" at the out- + (rA14) (rB14) (XA) (XB) (rDO+ZD) -I- (rA14)
put of the four bi-stable memory devices, as has been (rB14) (XA) (XC) (rDO-l-ZD) + (rB14) (rC14)
previously set forth, the row status signal, using the (XB) (XC) (rDO+ZD)
above-set forth definition for the D row is: rD15. Analogous logic equations apply for three-way voting
When the D row in the R-matrix storage unit 106 is 45 between computer modules A, B, and C; computer
indicating that the computer modules B, C, and D modules A, C, and D; and computer modules B, C, and
should be operating in a three-way voting interconnec- D.
tion mode, the four bi-stable memory devices in the D Te R-matrix logic unit 112 forms an output signal
row of the R-matrix storage unit 106 will be in the fol- 2CO indicating that two-input comparator operation of
lowing status: memory unit AD will be in a logical "0" the votor-comparator-selector unit 140 between the
condition at the output terminal, whereas memory outputs of computer modules A and B is desired with
units BD, CD, and DD will be in a logical " 1" output suitable gates and logic circuitry in accordance with the
status. Thus, it can be seen that the status condition of following Boolean logic equation. The gates, as has
the D row for three-way voting between computer been previously set forth, would be configured as set
modules B, C, and D is binary "0111" or decimal 7. forth in the Phister reference previously referred to.
Accordingly, the stauts indicator for the D row for the 2CO/AB = (rA12) (rB12) (XA) (XB) (rCO+ZC) +
three-way voting between computer modules B, C, and (rA12) (rB12) (XA) (XB) (rDO+ZD)
D, determined in the previously set forth manner, is Similar Boolean equations would apply to requests
rD7. •
 60 for two-way comparison as indicated by the signal 2CO
As has been previously set forth, the conductor or for comparison in the voter-comparator-selector unit
data bus 107 provides the output indications from the 140 between computer modules A and C, A and D, B
bi-stable memory elements in the R-matrix storage unit and C, B and D, and C and D.
106 to the R-matrix logic unit 112. The R-matrix logic unit 112 forms an output signal
65 S(i) indicating that a computer module i is to furnish
R-Matnx Logic signals to the voter-comparator-selector unit 140 for
The R-matrix logic unit 112 receives input signals transmittal to the I/O data bus and furnishes such signal
from the P-matrix storage unit 105 indicative of the to the input switching unit 125 and the voter-compara-
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tor-selector 140. The selector signal S(A) indicating previously set forth. The input switching unit 125 pro-
that selector operation in the voter-comparator- vides the signals from the busses 121a, 1216, 121c, and
selector 140 of data from the computer module A is de- 121d to output busses l2Sa, 125ft, 125c, and I25d,
sired is formed in logic circuitry connected, in the man- respectively, in order to furnish the data from com-
ner disclosed in the Phister reference, to provide an 5 puter modules A, B, C, and D to the voter-comparator-
output signal satisfying the following Boolean logic selector unit 140.
equation; Further, the input switching unit 125 contains gates
S(A) = (rA8) (XA) (rBO+ZB) (rCO+ZC) suitable to form output signals E, F, G, H, and I over
(rDCM-ZD) output conductors 125e, 125/, 125$, 125/1, and 125i,
Analogous equations would apply for formation of 10 respectively, to the voter-comparator-selector unit,
the signals S(B), S(C), and S(D). The gates form the output signals E, F, G, H, and I,
Thus, the R-matrix logic unit 112 provides an output based upon the signal from the R-matrix logic unit 112,
signal 4V, 3V, 2CO or S(i) to the input switching unit when 3V or 2CO indicating three-way voting or two-
125 and the voter-comparator-selector 140 on the basis way comparison between selected ones of the com-
of adaptive majority decision logic as determined by IS puter modules in accordance with the following Bool-
the operational/failure status of the computer modules can logic equations:
indicated by the P-matrix storage unit 105, together E = [A 3V(ABC) ]+[A 3V(ABD) ]+[A 3V(ACD)
with the desired interconnection mode as indicated by ]+[B-3V(BCD) ]
the R-matrix storage unit 106. The output signal so F = [B3V(ABC) ]+[B 3V(ABD) ]+[C 3V(ACD)
formed in the R-matrix logic unit is furnished to the 20 ]+[C 3V(BCD) ]
input switching unit 125 and the voter-comparator- G = [C 3V(ABC) ]+[D 3V(ABD) ]+[D 3V(ACD)
selector 140 in order to control the adaptive intercon- . ]+[D 3V(BCD) ]
nection between the computer modules and the data H = (A-2CO(AB) ]+[A-2CO(AC) ]+[A 2CO(AD)
bus as will be more evident hereinbelow. ]+[B 2CO(BC) ]+[B-2CO(BD) ]+[C 2CO(CD) ]
25 i = [B2CO(AB) ]+[C2CO(AC) ]+[D2CO(AD)
S-Matnx ]+[C 2CO(BC) ]+[D 2CO(BD) ]+[D2CO(CD) ]
The S-matrix storage unit 116 is a four-by-four ma- The output signals E, F, G, H, and I formed in the
trix of bi-stable memory devices storing therein the logic circuitry in compliance with the above equations
error status of input data to the voter-comparator- " are furnished over the conductors 125e, 125/, 125g,
selector unit 140, as determined by such voter-corn- 30 12Sh, and 125i, respectively, to the voter-comparator-
parator-selector unit when operating in the desired in- selector unit 140.
terconnection mode, whether four-way voting, three- _ _ ,
way voting, or two-way comparison. Voter-Comparator-Selector
Although a one-by-four matrix is sufficient to indi- The voter-comparator-selector unit 140 (FIG. 3 and
cate the error status in data from the four computer 3S FIGS. 8 through 8c) receives the signal A through I
modules A, B, C, or D, a four-by-four matrix of four over the input conductors 125a through 125i,
rows is used in order that each of the computer mod- respectively, representing the data from computer
ules may sample and reset the row assigned thereto in modules A through D and the signals E through I
the matrix. formed in the manner previously set forth in the input
The S-matrix receives the following error signals 40 switching unit.
from the voter-comparator-selector unit logic, to be set The voter-comparator-selector unit 140 further re-
forth hereinbelow, together with output signals from ceives the signals 4V, 3V, 2CO and S(i) from the R-
the R-matrix logic 106 furnished to the voter-compara- matrix logic unit 112 in the control unit 100 indicating
tor-selector unit 140 indicating the desired intercon- the desired interconnection mode determined on the
nection mode of the voter-comparator-selector unit 45 basis of adaptive majority logic within the control unit
140- T8e following error signals, formed in a manner to 100, as has been previously set forth. The voter-com-
be set forth hereinbelow, are received in the S-matrix parator-selector unit 140 responds to the desired inter-
unit 116: AX, BX, CX, BX, UDVD, EX, FX, GX, SD. connection signals from the control units 100 and con-
The storage elements in the S-matrix indicating error nects the selected operational computer modules, the
status in data from computer A participating in a de- operational status thereof being determined in the
sired interconnection mode are set to indicate such manner previously st forth in the P-matrix logic unit
error in accordance with the following equation: 110, in the desired interconnection mode. A has been
Data Error (A) = AX+UDVD+EX[3V(ABC)+3- set forth, the interconnection mode is determined in
V(ABD) +3V(ACD) ]+SD[2CO(AB)+2CO(AC) the R-matrix logic unit 112 and furnished as an inter-
+2CO(AD) ] connection signal to the voter-comparator-selector unit
Similar equations apply for the storage elements con- 140. The voter-comparator-selector unit performs
taining indications of the data errors for computer adaptive majority logic on the incoming data from the
modules B, C, and D. Booleans logic equations setting input switching unit 125 in one of four logic modules
forth the definition ofthe error terms furnished to the therein: a four-way voting module 141 (FIG. 8 and 8a),
S-matrix storage unit 116 by the voter-comparator- a three-way voting module (FIG. 8 and 8fr), a two-way
selector unit 140 will be set forth hereinbelow. comparison module 143 (FIG. 8 and 8c) and a selector
module 144 (FIG. 8). The logic modules 141 through
Input Switching Unit 144 each form an output signal M in accordance with
The input switching unit 125 (FIG. 3) receives input
 6J logic equations to be set forth hereinbelow and furnish
signals from the buffer registers 121 from each of the such output signal to the line driver amplifier 140fc in
computer modules A, B, C, and D over the input busses order that such output may be furnished over an I/O
121a, \2\b, 121c, and 121d, respectively, as has been bus to external subsystems. Further, as will be set forth
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hereinbelow, thelogic modules, on the baiss of basis tor lOOa from The R-matrix logic unit 112 indicating
majority logic therein, furnish error status signals with that three-way voting between three of the computer
respect to the input data to the voter-comparator- modules in the system is the desired interconnection
selector unit 140 to the S-matrix storage unit 116 in the mode. Te three-way voting logic module forms an out-
control unit 100, as has been previously set forth. 5 put signal M and furnishes same to the line driver am-
Further, each of the logic modules has therein a plifier 1406. The output signal M from the three-way
buffer register of the type previously set forth in order voting logic module 142 represents the majority deci-
that the individual bits in a data word being examined sion, namely at least two of the three computer mod-
by the adaptive majority logic of the voter-comparator- ules have this data output. Should one of the three
selector unit in the logic modules 141 through 144 may 10 computer modules have an output differing from the
be accomulated as the individual data bits and entire majority opinion, an error signal EX, FX, or GX,
data word are examined therein. Such buffer registers formed in a manner to be set forth hereinbelow, is
are conventional, for example similar to those set forth formed and transmitted to the S-matrix storage unit
in the buffer registers 121 hereinabove, and are not 116 in the control unit 100. As was the case with the
shown in the drawings to preserve clarity in the draw- IS four-way voting logic module 141, the three-way voting
ings. logic module 142 requires receipt of a 3V input signal
The four-way voting logic module 141 (FIG. 8 and from the R-matrix logic unit 112 in the control unit 100
8a) receives input signals over the input conductors before three-way voting occurs.
125a through I25d representing data from the com- Te following logic equations define the desired gating
puter modules A through D, respectively, and a four- 20 interconnections ofthe input signals E, F, G, and 3V to
way interconnection signal over the conductor lOOa the three-way voting logic module 142 in order to form
from the R-matrix logic unit 112 in the control unit the desired output signal M:
100. The four-way logic unit 141 forms an output signal M = (EF+EG-t-FG)-3V
M which represents the correct output data signal from - EX = (EFG+EFG)-3V
the four computer modules A through D, which are 25 FX = (EFG+EFG)-3V
designated A through D, respectively, for ease of un- GX= (EFG+EFG) 3 V
derstanding in the equations to be set forth hereinbe- The two-input comparator logic module 143 receives
low. the input signals H and I from the input conductors
Thus, should the data from one computer module dif- 125/1 and 125i, as well as the 2CO signal fromthe R-
fer from the data from the other three modules, for ex- 30 matrix logic unit 112 in the control unit 100, indicating
ample computer module A, a data error signal AX that two-way comparison between a specific two of the
formed in a -manner to be set forth hereinbelow, is computer modules is to be perfomed in the two-way
formed and. transmitted.to the S-matrix storage unit comparison logic unit 143.
116 in the control unit 100. Data error signals BX, CX, The two-way comparison logic unit 143 forms an out-
and DX, respectively, are error signals formed in a 35 put signal M indicating agreenment between the data
manner to be set forth hereinbelow indicating errors in output from the two computer modules whose output
the data from computer modules B, C, and D. is being compared therein. Further, should the data
' An undesirable voter discrepancy signal, designated output from the two computer modules being com-
UDVD, is formed in the four-way voting logic module pared differ, a comparison error signal SD is formed
141 should the four-way voting logic module 141 be 40 and furnished to the S-matrix 116 in the control unit
presented with input signals from two computer mod- 100.
ules indicating that the data should be at one logic The following equations specify the desired intercon-
state, whereas the other two computer modules indi- nection of the gates and logic circuitry in the two-way
cate that the opposite state for the input data is correct. comparison logic unit 143 in order to form the output
Tus, in the eventof an equal vote in the four-way voting signals M and SD: .
logic module 141, an undesirable voting discrepancy M = (HIV2CO
signal, UDVD, is formed and furnished to the S-matrix SD = (HT+HI)-2CO
116. The selector unit S(i) forms an output signal in re-
Trie four-way voting logic module 141 contains suit- sponse to the receipt of an input signal S(i) from the R-
able gating circuitry, connected as taught by the Phister matrix logic unit 112 in the control unit 100, i designat-
reference referred to hereinabove, to form output sig- ing the computer module A, B, C, or D to be selected
nals M, AX, BX, CX, DX, and UDVD in accordance in the voter-comparator-selector unit 140 by the selec-
with the following logic equations: tor logic module 144. An output signal M is formed in
M = (ABCrt-ACD+ABD+BCD)-4V the logic unit 144 representing the desired output sig-
AX = (ABCD+ABCD);4V nal from such logic unit in accordance with the follpw-
BX = (ABCD+ABCD)-4V ing logic equations:
CX = (ABCD+ABCD) 4V M = A S(A)+B S(B>+C S(C)+D S(D)
DX = (ABCD+ABCD) 4V
 n . , .....
UDVD ^ (ABCD+ABCD+ABCD+ABCD+ABC- ' Routing Lo*lc Unit
D+ABCD) 4V The routing logic unit 160 (FIGS. 3 and 9) includes
The three-way voting logic module 142 (FIGS: 8 and a mode control unit 169 controlling the operation of an
8B), receives the input signals from the conductors VCS Advance Register Discrete or flip-flop 161, a VCS
I25e through 125g representing the signals E through Bit Counter 162, and Agree/Disagree Indicator 163, a
G, respectively, formed in the input switching unit 125
 65 Transmitter On/Off Indicator 164, a Voter Error Indi-
and designating the three computer modules participat- cator Unit 165, an I/O Store Unit 166, a VCS Word
ing in the three-way voting. The three-way voting logic Counter 167, and a VCS Operation Complete Discrete
module 142 receives a 3V input signal over the conduc- or flip-flop 168. The control of the mode control unit
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169 over such units will be more evident hereinbelow. selector 140 should be inhibited from transmitting er- .
The mode control unit 169 receives input signals on roneous data. The transmitter on/off flip-flop 164 is set
the conductors 160c from the four buffer registers 121 to inhibit transmission of data by the buffer registers in
(FIG. 4) and the VCS indicating receipt of data words, the voter-comparator-selector unit 140 in response to
as has been previously set forth. 5 an indication of disagreement by the agree/disagree
The mode control circuits further receive opera- Hip-flop 163 as determined in the voter-comparator-
tional/failure status signals from the P-matrix storage selector unit. T8e voter error indicator flip-flops indi-
unit 105 and the R-matrix storage unit 106 in the con-
 cate to the mode control unit 169 the particular type
trol unit 100 from the IOP over an input bus 160,*.
 of error found in the voter-comparator-selector unit
Further, the mode control unit 169 provides outgoing 10 during the adaptive voting performed therein,
signals over the bus 160e through the IOP for transmis-
 The foiiowjng chart represents the number of flip-
sion to the S-matrix storage unit and other computer
 flop bits required in each of the units and the routing
modules in the computer system S. The VCS Operation |o~jc unjt ^Q.
Complete flip-flop 168 and the VCS Advance Register
flip-flop 161 respond to signals from the mode control 15 ROUTING LOGIC UNIT
unit 169 and control the movement of data through the (One Set Required Per VCS)
buffer registers 121 by means of signals over the data
bus I22a, as has been previously set forth. The VCS . Flip-flop
Operation Complete flip-flop 168 sends a signal over
 vcs A™£ce Register(!d Discrete I6I Blt,s
the bus 122a upon completion of each voting operation 20 vcs Bit Counter 162 5
in the Voter-Comparator-Selector unit 140 in response Agree/Disagree indicator 163 I
. • • . r - I .L. . . . i •* i*n • Transmitter On/Off Indicator 164 1to receipt of a signal at the mode control unit 169, in
 Voter Error |ndicators i65 5
a manner to be set forth hereinbelow. i/o store 166 i
The VCS Advance Register flip-flop 161 furnishes a yes word Counter 167 6
. . , , - - . , . . L , «, TS VCS Operation Complete Discrete 168 1
signal over the bus 122o indicating to the buffer regis- 25 Mode Control 169 ' 5
ters 121 that movement of the data through such buffer
registers is to continue until receipt of the signal from INPUT/OUTPUT PROCESSOR (IOP)
the flip-flop 168. The input/output processor, hereinafter referred to
The VCS Bit counter Unit 162 is a five-bit binary for the purposes of brevity as the IOP, functions as an
counter which is advanced a binary " 1" count for each 30 independent processor operating under a stored pro-
bit moved through the buffer registers 121. The mode
 gram in the memory of the computer module with
control circuit 169 advances the bit counter 162 in re-
 whjch the apparatus P of the present invention is asso-
sponse to signals from the buffer registers 121 indicat-
 ciated. The IOp is capable of interfacing with the inter-
ing such a movement of bits through the buffer regis-
 nal memory of the computer module directly via a
ters 121 and furnished to the mode control unit 169 33 memory bus, as will be set forth hereinbelow. As has
over the conductors 160c.
 been previously set forth, the IOP is capable of three
The VCS word counter 167 receives a word count of
 types of input/output functions, namely Type 1 for
the data words present in the buffer registers 121 which computer-to-computer communication; Type 2 for
is furnished to the mode control unit 169 over the con-
 ComPuter-to-external subsystem communication; and
ductors 160c. The word count is transferred from the 4U
 T 3 for cornputer.to.paralle, channel communica-
mode control unit 169 to the word counter 167 to
 tjon when desired conventiona, ,ine receivers and
count the number of data words which are to be com-
 transmitters, as well as conventional encoders and de-pared by the voter-comparator-selector unit 140. The
 coders as shown Jn ^  drawi be ^  ^ each of
count in the six-bit VCS word counter 167 is decre- -^ ^
 channe,s
mented one count after eaclr output word from the
 The IQp .g ^  ^ ion of ^ decodi of
voter-comparator-selector buffer registers, previously . .. ; , . ~n. j
. . •*'•- . , , . . irn .... command and/or a control word. The commands areset forth, by a signal over the conductor 140c. When . . . . , .
»i_ «,/-,o j . i*-r UK- . stored in the computer memory and are accessed ac-the VCS word counter 167 reaches a binary zero count, .. r . J . . , ,
the mode control unit 169 is notified in order that the ^ ^Ordln8to a command program counter, to be set forth
VCS operation complete flip-flop 168 may be set to a 50 hereinbelow, in the IOP. Control words are also stored
state to indicate to the buffer registers 121 that input in the memory and are also received from other corn-
operations are complete. P"ter °odule« in *f computer system S over the Type
The I/O store flip-flop 166 receives its signal from the > bus' Control words are executed only when specified
buffer registers in the voter-comparator-selector unit „ by a command, or when a control word is received over
140 and indicates to the mode control unit 169 whether 55 the inter-computer Type 1 bus. The internal and exter-
a subsequent input/output operation is desired when n$ control words mechanize the complete set of the
the VCS word counter 167 has reached a binary zero IOP information transfer operations. The IOP informa-
count tion transfer operations, as will be set forth hereinbe-
The voter error indicator 165, the agree/disagree ,o low- "dude data transfer between computers, data
flip-flop 163 and the transmitter on/off indicator 164 transfer between computers and external subsystems;
receive input signals from the voter-comparator- _ and data transfer between computers and VCS'es.
selector unit 140 over the data bus 140c and indicate As has been previously set forth, the Input/Output
to the mode control unit 169 whether the voter has de- unit of a conventional general purpose digital data pro-
termined an error, whether the voter agrees or dis-
 6J cessing computer, when such computer has been prop-
agrees with the majority of computer modules taking erly programmed in accordance with the operations to
part in the adaptive voting, and whether the transmitter be set forth in detail hereinbelow, may function as the
and the buffer shift registers in the voter-comparator- IOP in the place of the IOP to be set forth hereinbelow.
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1OP Commands and Control Words Tables 1 and 2 respectively, set forth hereinbelow.
The IOP (FIGS. 10-15) is set into operation by the . Rference to these Tables will clarify the discussion of
decoding of a command and/or a control word. The the commands and operations of the IOP.
TABLE I.—IOP COMMAND FORMATS
Bit Position ... 32 25
Operation Code
24
Flag
23 17
Spare
16 1
Master Sync Control Word Address
Halt and Proceed
Bit Position 32
Bit Position 32
Bit Position 32
25 24
Jump
25 24 23 • 18 17
Conditional SHp
25 24 23.
9 8
Operation Code Address Spare
Operation Code Flag Counter Number Spore
8 7
4
Operation Code Flag Address
Fetch Control Word
Spare
TABLE II.-CONTROL WOHD FORMATS
Bit position 32 29 28 26 25 21 20 19 17 16 11 10
Computer
Address Type Rexmit
L P
Address I/O Spare
Data
Location
Reply
Buses
Number
of Words
Bit position 32 23 28 27 26
Computer to Local Processor Control Word
21 20 19 17 16 13 12 7 6
Computer
Address Type Memory Address I/O Spare
Return
Address
Return
Store Address
Number
of Words
Computer to Computer (Memory) Control Word
Bit position 32 29 28 27 26 23 22 10 18 17 16 13 12
Computer
Address Type
7 6
Operation
Code
Data
Address Spare
Return
Address
Computer to Computer (IOP) Control Word
Return
Store Address Spare
Sitrjosition 32 29 28 27 26 21 20 19 17 16 12 11 78 1
. Reply
Bus Type Data Location I/O Spare
L P .
Address
L P
Status
Number
of Words
Acknowledge Control Word
commandsxare stored in the memory of the computer
module with which the IOP is associated, and are ac-
cessed according to a command program counter in an
IOP Control Unit 200 of the IOP (FIG. 10 and IS).
Control words are also stored in the computer module
memory and are also received from other computer
modules in the system over the Type 1 inter-computer
bus. Commands are executed in sequence as any other
conventional software computer program. Control
words are executed only when specified by a command
or when a control word is received over the Type I in-
ter-computer bus.
The command and control word formats are given in
Commands
60
65
The IOP is capable of performing the following com-
mands:
a. Halt and Proceed
b. Jump
c. Conditional Skip
d. Fetch Control Word
The halt and proceed command (HPR) causes the
IOP to enter an idle mode, in which no commands are
executed. The IOP will respond to HPR control words
received over the Type 1 inter-computer bus when in
the idle mode. If the flag bit 24 is zero set, the IOP idles
and does nothing during the idle mode. If the flag bit
23
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10
20
24 is one set, the IOP performs a master sync opera-
tion, to be set forth hereinbelow, when the real time
counter reaches a specified count. In either case, when
the idle mode is entered, the command program
counter is set to a fixed code for accessing the next
command when the idle mode is terminated.
The master sync operation is performed in a master
sync unit 220 of the IOP, to be set forth hereinbelow,
and includes sending a master sync control word to
other computer modules in the system and a master
sync mask code to the master sync unit 220. The mas-
ter sync mask code is a four bit field contained in a
master sync control word. The master sync control
word is located in the computer module memory at the
address specified by the sixteen least significant bits of IS
the HPR command word. The master sync operation is
performed based on the master sync control words as
they are received by the IOP. A detailed description of
this operation is given hereinbelow in description of the
master sync unit 220 (FIG. 10 and FIG. 11).
The IOP remains in the idle mode until either a real
time counter interrupt flip-flop 241 (FIG. 12) in a real
time counter unit 240, or a start cycle discrete 221 in
master sync unit 220 (FIG. 11) goes true. The real time
counter interrupt 241 is used if the flag bit 24 in the 25
HPR command is zero set and the cycle start discrete
is used if the flag bit 24 is one set. The IOP then ac-
cesses the memory according to the command program
counter for the next instruction.
The jump command causes the IOP to use the ad- 3"
dress field of this command as the memory location in
the computer module of the next command to be ac-
cessed. The address field is placed in the command pro-
gram counter and the memory accessed.
The conditional skip command causes the IPO to 35
branch in the program being performed by the IOP de-
pending upon certain conditions. Step-by-step opera-
tion of the command is as follows:
a. The counter number field is used as the least signif-
icant bits of a memory address. The address (Table 40
I) is placed in the operand program counter 201 of
IOP (FIG. 15) control 200.
b. The contents of that location are read into a buffer
register 202 in the IOP control 200.
c. The 16 least significant bits of the buffer register
are treated as a counter and incremented by one
count — overflow is noted and stored.
d. If an overflow is detected:
The fetch control word command causes the IOP to
place the memory address field of the command in the
operand program counter 201. This memory location
is accessed and the contents read into a command stor-
age register 204. This word is a control word and fur-
ther operation of the IOP is then controlled by this con-
trol word. If the flag bit 24 is zero set, all input/output
channels, Type 1, Type 2, and Type 3, of the IOP are
allowed access to the computer memory. If the flag bit
24 is one set, the Type 3 input/output channel between
the computer and the mass memory/data management
system is locked out in order to preserve program syn-
chronization during critical operating modes.
After the fetch control word command is executed,
the command program counter is incremented by one
count and the next command is accessed from the com-
puter memory.
Control Words
All data going in or out of the computer is controlled
by the IOP executing control words. To output data or
data requests over the Types 1 and 2 channels and to
input data over the Type 2 channel, the IOP operates
according to control words accessed from the com-
puter memory. To input data or data requests over the
Type 1 channel, the IOP operates according to control
words received from an external subsystem source.
There are four control words:
a. Computer to local subsystem or processor control
word
2. Computer to computer (memory) control word
3. Computer to computer (IOP) control word
4. Acknowledge control word
The IOP is capable of receiving all four control word
types from external devices, but can only originate the
first three control words listed above.
The type of control word is specified by the type field
(bits 27 and 28) of the control word as follows:
Type
Acknowledge
Computer to local processor
Computer to computer (memory)
Computer to computer (IOP)
28
0
0
I
1
27
0
1
0
45 The computer to local processor control word (CLP)
is used when data are to be sent to or requested from
a local processor over an I/O bus 10, 20,30, or 40. The
fields of the control word are defined as follows:
1. The 16 most significant bits of the buffer register
202 are copied into the 16 least significant bit po-
sitions thereto, thereby re-initializing the counter
201.
2. The buffer register 202 contents are stored back
in the memory location from which they were
withdrawn.
3. A command program counter 203 of the IOP is
incremented one count.
e. If no overflow is detected, the flag bit 24 of the
command is investigated.
f. If the flag bit is a zero:
1. The contents of the buffer register -202 are
placed back in the memory location from which
they were withdrawn.
2. The command program counter 203 is incre-
mented two counts.
g. If the flag bit is a one, the command program
counter 203 is incremented by two counts.
50
55
Field Bits
'Computer Address 4
Type
Retransmit
60
LP Address
1/0
Data location
*Reply Buses
Definition
Indicates which computer
modules are to receive the
control word. Any combination
of computer modules may be
addressed by setting the
appropriate bits to ONE.
Identifies control word type.
•ONE: Message is to be sent again
if an error is detected in the
transmission.
ZERO: Message is to be sent
once.
Identifies the local processor
being accessed by the computer
modules.
ONE: Data are to be input to the
computer module.
ZERO: Data are to be output
from the computer module
Identifies the address of the first
data word of the message in the
local processor memory.
Identifies the I/O busses over
which data are to be
transmitted from the local
25
3,783,250
26
Number of Words
processor to the computer
module.
Indicates the number of data
words in the message.
When the control word is initially accessed from
memory, the fields marked by an asterisk in the above
list are not the codes having the meaning given in the
definition column. The initial value of these fields is a
memory address containing the actual codes to be in-
serted in these fields in the control word. The IOP
places such initial values in the least significant bit posi-
tions of the operand program counter 201, sets the
upper bits to a fixed code and accesses the computer
memory. The word so accessed from the memory con-
tains the actual codes which are inserted into the buffer
register 202 holding the control word, .at which time
the control word is ready to be transmitted.
The computer to computer (memory) control word
(CCM) is used when data are to be sent between corn-
control word is sent to acknowledge the receipt of data
from the IOP by the local processor or to start the
transmission of data by the local processor to the IOP.
The fields of the control word are defined as follows:
10
•Field
Reply Buses
Type
Data Location
I/O
LP Address
LP Status
Number of Words
Bits Definition
4 Same as CLP
2 Same as CLP
6 Same as CLP
I Same as CLP
5 Same as CLP
5 Identifies the operational status of
the local processor and errors
in data received by the local
processor.
6 Same as CLP
15
Master Sync Unit
The master sync unit 220 (FIG. 11) operation is
started when the IOP executes the halt and proceed
(HPR) command with the flag bit 24 set true. The mas-
ter sync mode control unit 222 goes from the idle mode
puter memories over the inter-computer bus. The fields 20 to a mode Waitin8 for the arrival of the first master sync
of the control word are defined as follows:
Field
Computer Address
Type
Memory Address
I/O
Return Address
Return Store
Address
Number of Words
Bits Definition
4 Same as CLP
2 Same as CLP
6 Identifies a location in the •
memory of the computer
receiving the control word.
1 Same as CLP
4 Identifies the computer sending
•the control word.
6 ' Identifies a location in the
memory of the computer
sending the control word.
6 Same as CLP
The computer to computer (IOP) control word
(CCI) is used when the R, P and S matrices of the other
computers are to be sampled or set, and when a master
sync operation is to be performed. The fields of the
control word are defined as follows:
Field Bits Definition
Computer Address 4 Same as CLP
Type 2 Same as CLP
Operation Code 4 Identifies the operation to be
performed by the receiving
IOP.
Data Address 4 Identifies the location in the
memory of the transmitting
computer of the data to be used
in setting the matrices.
Return Address 4 Same as CCM
Return Store
Address 6 Same as CCM
The data address field of the control word, when read SO
from memory, forms the least significant bits of the lo-
cation of the actual address to be used for accessing the
data to be sent.
The operation field codes in the CCI control word
are as follows:
Bits:
Operation
Set R and P matrices to current
value; Set S matrix to zero.
Set R matrix to current value.
Set P matrix to current value.
Set S matrix to zero.
Sample R, P and S matrices.
Sample R matrix.
Sample P matrix.
Sample S matrix.
Master Sync.
The acknowledge control word is generated by the
local subsystem or processors over the I/O buses 10,20,
30, and 40 and is sent to the computer module. The
26
0
0
0
0
0
0
0
0
1
25
0
0
0
0
1
I
1
1
0
24
0
0
1
1
0
0
1
. 1
0
23
0
1
0
1
0
1
0
1
0
control word. The execution of the flagged command
causes the IOP control 200 to idle until the real time
counter 242 (FIG. 12) reaches a count of 72. At this
time, the IOP accesses a dedicated memory location in
25 the computer module for the master sync control word.
This control word is sent to all computers over a type
1 output channel 206 of the IOP control 200 (FIG. IS).
A start select flip-flop in status indicator unit 205 in the
IOP control 200 is set so that the next IOP program
3Q cycle will be started when the cycle start discrete 221
of the master sync unit 220 goes true rather than when
the real time counter interrupt 241 goes true.
The control word is received by a type 1 input chan-
nel 250 of the computer and bit positions 26, 27, and
35 28 of the word are investigated. If these bits form the
binary code 101, the Type 1 input channel sets a chan-
nel arrival discrete 251 true. The control word is held
in a channel buffer register 252 so that the master sync
unit 220 can read the return address code in the control
word.
The channel arrival discrete 251 sets a channel ar-
rival flip-flop 223 in the master sync unit 220 for the
channel A, B, C, or D sending the control word. At the
next clock time, the state of a binary counter 224
(counter 1) is read into an arrival time register 225a.
At the same time, bits 13 through 16 of a channel
buffer register 252 are copied into the master sync
word address register 225. The Type 1 input channel is
then released and available for other uses. The matter
sync unit 220 has one master sync word address regis-
ter 225 for each Type 1 input channel. The above pro-
cedure is repeated for each master sync control word
received by the IOP before the master sync unit 220
completes the master sync operation.
The first master sync control word that arrives causes
a start counter 1 flip-flop 224a to be set. This indicates
that one control word has arrived and starts the timing
by counter 224 of the intervals between the various
control word arrivals. Counter 224 provides this timing
by counting at a predetermined logic clock rate. The
start counter 1 flip-flop 2240, being set, enables the
next channel arrival discrete 223 to receive a signal to
set a start counter 2 flip-flop 226a. At this time, binary
counter 226 also beging counting at the predetermined
,, logic clock rate. Counter 226 overflows after eight
counts, setting the start cycle flip-flop 221. One clock
time later, the start cycle flip-flop 221 is reset. The out-
put of the start cycle flip-flop 221 appears as a discrete
40
45
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that goes true for one clock pulse that is used to initial- after the arrival of the second control word. A mask
ize and start the real time counter 240 (FIG. 12). register 229 is provided to indicate a malfunctioned
Periodically during system operation, the IOP pro- computer module to control a logic unit 2290 in order
grams of the computers are synchronized by the CPU to mask out data from a computer module that has mal-
program to have proper synchronized operation. 5 functioned in order to eliminate faulty master, sync
The master sync operation is started when the IOP operations.
control 200 executes the halt and proceed command The master sync control unit 220 detects a failed
upon receipt thereof with the flag bit 24 set true. The computer that has drifted too far out of sync and also
master sync unit mode control 222 thereupon goes continues operating correctly if a computer has drifted
from the idle mode to a waiting mode pending arrival 10 out of.tolerance, but cannot be isolated. This situation
of the first master sync control word. The execution of can happen, e.g., if the tolerance is A t, then as long as
the flagged command causes the IOP control 200 to all sync words arrive within A /, everything is function-
idle until the real time counter 242 reaches a predeter- ing, properly. However, if the words arrive within 2 A
mined count. At this point, the IOP accesses a dedi- t, it can be deduced that a failure has occurred, but un-
cated memory location for the master sync control IS less one computer is more than A t out of sync with
word. This control word is sent to all computers over each of the other computers, the failure cannot be iso-
the Type 1 output channel 206 (FIG. 15). lated. This difficulty in failure isolation results since no
The control word is received by the Type 1 input absolute timing reference is available. To prevent using
channel 250 of the computer and bit positions 26, 27, a failed computer as the synchronizing source, the syn-
and 28 are investigated. If these bits form the binary 20 chronization occurs on the basis of the second received
code 101, the Type 1 input channel sets its channel ar- master sync word, as previously set forth,
rival discrete 223 true. The control word is held in the
channel buffer register 201 so that the master sync unit Real Time Counter
220 can read the return address code. The rear time counter 240 (FIG. 10 and FIG. 12) is
In the master sync unit 220, the channel arrival dis- 25
 a programmable counter of predetermined bit size and
crete 223 sets a channel arrival flip-flop. At the next defines a reference time period for the counter by
clock time the state of the binary counter 224 is read counting down to zero at a fixed rate from a known
into the arrival time register 225a. At the same time, value. The known value is provided by a computer
bits 13 through 16 of the channel buffer register 201 counter constant stored in a dedicated memory loca-
are copied into the master sync word address register 30 tion in the computer memory to enable recovery from
225. The Type 1 input channel is released for other a power transient.
uses. As previously set forth, the master sync unit 220 When the computer is initially activated or recovers
has one set of registers 225 for each Type 1 input chan- from a power transient, the IOP control 200 reads the
nel. The above procedure is repeated for each master contents of the dedicated memory location from the
sync control word received by the computer before the 35 computer memory into a reset value store register 243.
master sync unit 220 completes the master sync opera- When the reset value storage register 243 is loaded, the
tion. contents are automatically read into the real time
The operation of master sync unit 220 is based upon counter 242. The counter 242 is now decremented at
the fact that the real time counter 240 of the computer . clock rate by a programmable counter upon receipt of
will be set to an initial value a predetermined time after 40 clock pulses from the computer basic logic or master
the second master sync control word arrives at the clock. Upon reaching a zero count, the counter 242 is-
computer. sues a discrete pulse signal to the IOP, and the CPU
The first master sync control word that arrives causes central process of the computer. The contents of the
the start counter 1 flip-flop 2240 to be set. This stores reset value storage register 243 are read into the
the fact that one control word has arrived and starts the 45 counter 242 and the operation repeated,
timing of the intervals between the various control To maintain synchronism between the computers in
word arrivals. Counter 224 provides this timing by the complex, periodically the individual real time
countinkg at the predetermined logic clock rate. The counters 242 must be reset according to a master sig-
start counter 1 flip-flop 224a being set enables the next nal. This operation is the master sync operation previ-
channel arrival discrete 223 to receive a control word ously set forth. When the master sync operation is per-
to set the start counter 2 flip-flop 226a. Counter 226 formed, the real time counter 242 is filled with the con-
also begins counting at logic clock rate at this time and tents of the storage register 243 and the timing started
overflows after eight counts, setting the start cycle flip- at that point,
flop 221. One clock time later the cycle stort flip-flop
 $5 Equipment (BFTE) Counter
221 is reset, the output of the cycle start flip-flop ap- ^ e
pears as a discrete that goes true for clock interval that The BITE counter 245 is used to detect faults in ei-
is used to initialize and start the real time counter 240. ther the computer hardware or software during opera-
As a fault isolation aid, the relative times of arrival tion. The counter 245 is set to a set value and counted
for the four master sync words are stored along with the ,Q down to zero at the computer clock rate. The BITE
addresses of the computers originating them. This in- counter is a programmable counter of predetermined
formation will be held in the registers for each channel bite size and is decremented from the basic computer
until the next master sync operation when it will be re- logic clock rate. The counter constant set value is de-
placed by the new data. termined by the contents of a dedicated location in the
Further fault isolation aid is given by the states of the
 fij computer memory. If the counter reaches zero, an in-
all-received flip-flop 227 and not-all-received flip-flop terrupt signal is issued by a flip-flop 247 indicating that
228. These indicators tell whether or not the correct the computer has malfunctioned. The counter is pre-
number of control words were received during the time vented from reaching zero by having the IOP and the
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CPU program work together in a manner to be set forth o. Master sync operation (set forth hereinbelow).
hereinbelow to reset the counter before it reaches zero. Reference to FIGS. 10-15 and the command and
The BITE counter 245 is initially loaded and started control words previously set forth is made to assist in
after application of power to a mode control unit 244 the following description of the IOP Bus and Data
by the IOP control 200, accessing the computer mem- 5 Transfer Operations.
ory and transferring the contents of the dedicated loca-
 OUTPUT DATA TO EXTERNAL SUBSYSTEM
tion into the BITE counter 245. The counter is counted
down until it reaches a predetermined programmed Outputting data to a local processor on external sub-
load request count. At this point, the BITE counter systems in the three ways set forth varies only in
load request discrete flip-flop 246 is set true. After 10 whether voting by the VCS is performed and in which
completing the execution of every command, the IOP VCS such voting takes place. The settings of the P and
control 200 samples the BITE counter load request dis- R matrices determine which way the data are handled,
crete flip-flop 246. If the discrete is false, the IOP con- as has been previously set forth.
trol 200 continues on to the next command. If the dis- An output data operation begins with the execution
crete is true, the IOP control 200 accesses the dedi- 15 of the fetch control word command, obtaining the con-
cated memory location for the constant and loads the trol word from memory, and storing same in a control
contents of the location accessed into buffer register word store register 207 in the IOP control 200. The
202. next sequential location in the computer memory after
Each time the IOP control 200 reads the dedicated the one that holds the control word contains the mem-
memory location, zeroes are written into the location. 20 ory address of the first data word of the message. This
This causes the CPU software program to write counter data word address is read into the buffer register 208
constant set value into the dedicated location before of the IOP control 200 for subsequent use.
the next counter load request is made thereby resetting Bits 20, 27, and 28 of the control word register 207
the BITE counter 245 correctly. A load counter dis- are investigated and, if set to a binary code of 010, indi-
crete in mode control 206 of the IOP control 200 is set 25
 Cate an output data to external subsystem operation,
true causing the contents of buffer register 202 to be Bits 29 through 32 are of the control word register 207
read into the BITE counter 245. The BITE counter are transferred into the least significant bit positions of
load request discrete 246 is set false. The counter 245 the operand program counter 201 to form a memory
is now reset and the operation repeats. address. This memory location is read into buffer regis-
30 ter 202. This word contains 3 four bit fields:
IOP Bus and Data Transfer Operations
 a Primary computer address
The IOP transfers data commands over Type 1 chan- b. Secondary computer address
nels for computer-to-computer communications, Type c. Reply buses code
2 channels for computer-to-external subsystem com- Depending upon the setting of the VCS switched in-
munications, and Type 3 channels for cornputer-to- 35 dicator in status indicator unit 205 of the IOP control
mass memory storage system communications. The 200, either the primary or secondary computer address
Type 3 channel function is conventional and of the fields are read from buffer register 202 into bit posi-
well-known type and thus is not set forth in detail tions 29 through 32 of the control word register 207.
herein. The reply buses code field is read into bit positions 7
The operations over the Type 1 and Type 2 channels 40 through 10 of the control word register 207.
or data buses involve one or both of these buses with The control word is now complete and ready to be
the input and output channels of each used in various transmitted. The contents of buffer register 208 are
combinations. The possible operatio.n modes are: read into the operand program counter 207 in prepara-
a. Output data to local external subsystem processor tion for getting the data words from memory. The num-
with voting using internal VCS. 45 her of words field (bits 1 through 6) of the control word
b. Output data to local external subsystem processor register 207 are read into a word counter 209 asso-
with voting using external VCS. ciated with the Type 1 output channel and the Type 2
c. Output data to local external subsystem processor output channel in IOP control 200 and a word counter
without voting. 271 in the Type 2 input channel 270 (FIG. 14). The
d. Input data from local external subsystem processor control word is read from the control word register 207
with voting using internal VCS. into buffer register 208 in preparation for sending.
e. Input data from local external subsystem processor Voting using the internal VCS involves the Type 2
with voting using external VCS. input channel 270 and the Type 2 output channel in
f. Input data from local external subsystem processor IOP control 200, the VCS, and Type 1 output channel
without voting. in IOP control 200, one to three Type 1 input channels
g. Request data from another computer module. 250, in accordance with the desired interconnection
h. Input data from another computer module. mode, and the IOP control 200.
i. Output requested data to another computer mod- The control word in buffer register 208 is transferred
ule. ,0 in bit serial fashion into a VCS buffer register 121. Thej. Output data to another computer module. data from the other computer modules involved in the
k. Set matrices in another computer module. voting arrives over a Type 1 input channel 250. Such
1. Set own matrices according to data from another data is transferred into other VCS buffer registers 121.
computer module. The registers 121 are used to remove small time differ-
m. Sample matrices in another computer module.
 65 ences in the arrival times of the data as has been set
n. Sample own matrices on request of another com- forth. AH data are fed to the voter-comparator-selector
puter module and transmit the data to the other 140, whose output is read into a buffer register con-
computer module. tained therein. The contents of this register are valid
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only if a majority of inptus to the voter have agreed for memory so that the next attempt to output data to an
the full word on a bit by bit comparison basis. This ma- external subsystem is to be made using the secondary
jority approved data are then transmitted to the exter- VCS assigned by the program. The IOP control 200
nal subsystem over the Type 2 output bus 10, 20, 30, then returns to repeat the operation,
or 40 in accordance with the VCS performing the vot- 5 If the count in counter 210 is three and the VCS
ing. switched indicator in unit 205 is one set, such indicates
As the voted output data are shifted to the buffer reg- three attempts have been made to get the data to the
ister in the voter-comparator-selector 140, the data are external subsystem using the primary VCS assigned by
also placed in a comparison register 253 in the Type 1 the program, and three attempts using the secondary
input channel 250 (FIG. 13). The data are held tempo- 10 VCS assigned by the program, with no successful at-
rarily therein for a check against the data that are being tempts. This fault indication is indicated in the status
received at the external subsystem. As the external sub-
 word stored away at the end of the most recent opera-
system receives the data, the same data returns to the
 tjon attempting output. The IOP control 200 goes on to
computer on the Type 2 input channels 270. The IOP
 the next operation in the program, which might, for ex-
receives the data, ships the data out on the Type 1 out- 15
 arnpiej be a re-configuration program, altering the in-
put channel in IOP control 200 and compares the data terconnection made of the computer modules and at-
with that in the comparison register 252. Discrepancies tempting failure analysis based on the fault indication,
found during the comparison are stored in a compari- Voting involving three computers gives a majority re-
son indicator 272 of the Type 2 input channel 270. This
 sult if the vcs is operating correctly. However, in vot-
comparison continues until the last data word has been 20
 mg wjth twQ Qr four computers there are cases where
compared. majorities may not exist. This is detected by the
The external subsystem can use the received data voter-comparator-selector 140 and causes a transmit-
only, if a Go code is sent as the last word of the data
 ter 2n for the Type 2 Qutput channei to be turned off
message. The sending of this Go code is determined by
 The externa, subsystem respOnds to a loss of signal by '
the mvolved voting computers and the results of the.r 25 ^
 IQ ^  .^ mQde terminati the communica.
comparison of the data received back from the external
 tjon This termination resu|ts in the ,oss of si , on ,he
subsystem and the data sent to the VCS from the IOP.
 y 2 ; channd 2JQ an{J a con nt ,oss of si
Each computer ,n the voting operation stores a Go or
 na) Qn ^ , t channe, 2Q6 A,, uters
No-Go code based upon ,ts companson in comparison
 d this ,QSS of ; , b terminati the out t
indicator 271 and sends that code to the VCS. The 30 Pration Md atj §a stjus word an£fretransmPJs.
code adaptively voted by the VCS to be in the majority . . , . . ., e . . .. ,
, ,
 }
. sion is attempted in the manner previously set forth,is sent to the external subsystem. ., .. . . . ..u- . . :_ , .
_,, . ... / i u » • * j u i Voting using an external VCS involves the use of theThe code sent to the external subsystem is fed back _ . . ". , „_„ . . . . .
. . j , , j - .. • _i- „ Type 1 input channel 250 associated with the computerto each computer module. Indicators are set to indicate _, • . r ... .1.^ i •_ ,-.«,
whether the IOP with the computer module differed " domg the votmg the Type 1 output channel 206 and
with the majority or not, and which code was received JL con ro . ' . , . . . . _ .
by the external subsystem. The IOP waits for the arrival Th<; contro' w°rd held In buffer r,e8'ster 208 IS sent
of the acknowledge control word from the external sena"y lnt° *e TyPe ' lnPut <-hannel comparison regis-
subsystem. A status word is formed in the IOP based ter 253 and 1S sent out over the TyPe ' outPut channel
upon the acknowledge control word, the Go or No-Go 40 204' As the contro1 word is beine shifted out of buffer
code sent and received, and all other indicators formed re8'ster 208' the IOP contro1 20° accesses the com-
during the message transmission. The status word is puter memory and reads the first data words into buffer
stored in memory in the location following the last data re8'ster 202" When the last blt °? the contro1 word is
word shifted out of buffer register 208, the contents of buffer
With the status word stored away, the IOP checks the 45 register 202 are read into buffer register 208. The shift-
re-transmit flag (bit 26) of the control word register in8 of the contents of buffer register 208 continues as
207. If the flag is a binary zero, the operation is consid- was described for the control word. The word counter
ered completed and the IOP command control goes on 209 is decremented for each 16 bits of data sent out.
to the next operation in the program stored in the com- Until the word counter 209 reaches zero, the IOP ac-
puter module memory. If the flag is a binary one and 50 cesses data words from memory,
a No-Go code was received over the Type 2 input chan- The voting computer sends the voted output data re-
nel, the IOP command control increments a re-transmit turned via the Type 2 input 270 to the IOP over the
counter 210. The next operation depends upon the TyPe ' inPut channel 250. The returned data is corn-
count of the re-transmit counter 210 and the status of pared with the data in the comparison register 252 and
VCS switched indicator in status indicator unit 205. a Go or No-Go generated in a comparison indicator
If the count in counter 210 is less than three, the IOP 254 and sent. The results of the comparison are stored
control 200 ignores the VCS switched indicator in Unit temporarily for inclusion in the status word.
205 and executes the command held in the control After receiving the acknowledge control word from .
word register 207. This is the same command that the local subsystem, the IOP generates the status word
started the operation and thus the operation is re- and decides upon retransmission as previously de-
peated. scribed.
If the count in counter 210 is three, and the VCS After completion of the operation, either successfully
switched indicator in indicator unit 205 is zero set, or unsuccessfully, the IOP control 200 goes on to the
three attempts have been made using the same VCS to
 6J next operation in the program stored in the computer
send the data to the external subsystem. The VCS memory.
switched indicator in unit 205 is then one set to indi- Output of data with no voting makes use of the Type
cate such status to the program stored in computer 2 input channel 270 and Type 2 output channel 211,
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furnishing data for example to I/O bus 10, and the IOP Voting using internal VCS makes use of the Type 2
control 200. I/O input and output channels, the Type 1 output chan-
The IOP communicates directly with the external nel 204, the voter-comparator-selector 140, the IOP
subsystem with the other computers and VCS'es per- control 200 and one to three Type 1 input channels
forming unrelated functions or idling. The control word 5 250.
in buffer register 208 is sent out over the Type 2 output After the control word is formed, it is sent to the VCS
channel 211. As the control word is transmitted, the buffer registers 121 and a comparison register 273 of
first data words are accessed from the computer mod- the Type 2 input channel 270. The other control words
ule memory into the buffer register 202. The transmis- are received by the Type 1 input channels 250 and
sion of the data words is performed in a like manner to 10 transferred to the VCS. The control words are voted
transmission of data words when voting using or exter- uPon in tne manner set forth and the majority results
nal VCS. sent out to the external subsystem over the Type 2 I/O
When the last data word is transmitted, a Go/No-Go output channel. The results of the voting are stored in
Code word is automatically sent out. The local proces- status indicator unit 205. The control word is received
sor sends back an acknowledge control word as before '5 back over the TvPe 2 inPut channel 270 and compared
over the Type 2 input channel. A status word is formed with the contents of the comparison register 273. The
and stored in memory. The IOP control 200 goes on to control word is also sent out over the TvPe ' outPut
the next operation in the program. No re-transmission channel 209. The results of the compar.son are stored
of the data messages is made in this mode: ln comparison indicator 272.
20 The IOP monitors the Type 2 input channel 270 for
Input Data from External Subsystem the acknowledge control word. When it arrives, it is '
As in the output data modes, a control word is ac- checked for proper parity in a parity check unit 274
cessed from memory by IOP control 200. In this case, and the LP address and data '°cat,ons fields in the ac-
bits 20, 27, and 28 form the code 110. The control „ knowledge are compared with the similar fields stored
word is formed as described above when outputting " in the contml word re8'ster 207' The results of the
data to an external subsystem. comparison are stored in status indicator unit 205.
Each computer module has a Type 2 I/O data bus to *» dataare ^e,ved over the Type 2 mput channel
the external subsystem that is independent of the other 270'the data are stored ln computer memory and sent
,lf* v -..- i.- i .u «• out over the Type 1 output channel 206. At the samecomputer I /O buses, permitting multiple paths for ,„ . . • • _ , , .
, j » * v. i i. . »u time, data are received from the other computers overtransferring data from the external subsystem to the : ' , . . , , „_« . . • .
. our j. j u the Type 1 input channels 250 and stored in the corn-
computer system S. Before any data are used, each • -*,. . ,, . . .,- , ,
. . . • . .. ,,.-. puter memory. The end of the message is signified by
computer compares the data received over its own I/O r, ,. •;. ,. , j ~s*
u . . . . ., , . the reading of a count of zero by a word counter 256bus with the data received over other computer data
 and „, .* ^  , md 2 ^  ^^ ^ ^
I/O buses. The data are used according to the results of
 35 2?0 ctjve, At this , £„ status indicators in
this comparison. So that all computers may have copies
 unjt M5 ^ uge(| ^  form a status wQrd tQ be stQred jn
of the data received by the other buses, each computer
 memorv
will automatically send out on the Type 1 output chan-
 The decision M to whether ^ tion has been
ne 206 any data received over the Type 2 mput chan-
 successful or not is based upon the results of the con.
nel 270. 40
 troj word comparison (feedback version against origi-
Proper storage of these data sets requires that an op-
 nal) fai|ufe to fmd a majority during voting and the
erand program 255 counters of the Type 1 mput chan-
 resu|ts of comparing the two flelds of the acknowledge
nels 250 to preset to the proper addresses. After form-
 contro, word and the contro, WQrd register 2S? Djs.
ing the control word, the IOP control 200 increments
 agreement in the comparisons or failure to find a ma-
the operand program counter 255 by one. The count 45
 jority results m a rerun of the operation of lhe retrans.
now defines a memory location holding the address for
 mit flag bit 2\ ;s set. The rerun is made in the manner
storage of the data message received by another com- previously set forth. Parity errors detected by parity
puter. The succeeding memory locations are other ad-
 check units 2S7a and 2S7b of the Type 1 input chan-
dresses for the storage of other data messages. Up to
 ne|s and stored jn a parity error indicator 257c do not
four addresses are stored depending upon the number 50
 cause a retransmision try.
of data message duplicates desired by the program. Voting using an external VCS makes use of the IOP
The IOP control 200 examines bits 7 through 10 of control 200, the Type 2 input channel 270, the Type 1
the control word register 207. These bits are the reply output channel 204 and to three Type 1 input channels
buses field. Each bit position corresponds to one com- 250.
puter in the system. A binary one in the bit position of The control word, after being formed, is transmitted
the field means that a data message will be received by over the Type 1 output channel 204 amd placed in the
that computer represented by the bit position. The JOP comparison register 253 of the Type 1 input channel
control 200 scans the field starting at bit 7. If this posi- associated with the computer during the voting. The
tion is a one, the computer memory is accessed, the remainder of the operation proceeds in a like manner
contents thereof are read into the appropriate Type 1 to voting using an internal VSC.
input channel operand program counter 255 and the Input from a local processor with no voting makes
IOP control operand program counter 201 incre- use of the IOP command control 200 and the Type 2
mented by one. If the bit in the field is a zero, the IOP I/O input and output channels.
control 200 goes to the next bit position in the field in , The control word, after being formed, is sent out over
register 207. The operation is repeated until all four bit the Type 2 I/O output channel directly to the external
positions in the field have been checked and the Type subsystem. The acknowledge control word from the ex-
1 input channels set up for the operation. ternal subsystem is received over the Type 2 input
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channel and checked in the manner previously set 258 and sets a Type 1 input channel interrupt 259 true,
forth. The data are received and stored in the computer The IOP control 200 examines the Type 1 input
memory. A status word is formed at the end of the channel interrupts 259 after the completion of each
meassage and stored in memory. The operation is not operation. If one such channel interrupts is found to be
repeated even should there be errors detected in the 5 true, the IOP control 200 reads from the control word
message. register 258 of that Type 1 input channel into buffer
Request data from another computer operation makes register 208 the following information:
use of the IOP control 200 and the Type 1 output chan- a. Bits 1 through 6 (number of words) into bits 1
nel 204. through 6.
The control word for this operation is the computer- 10 b. Bits 13 through 16 (return address) into bits 29
to-computer memory (CCM) type as identified by the through 32.
binary code of 111 in bit positions 20, 27, and 28. This
 c. Bits 7 through 12 (return store address) into bits
control work is made up by filling the computer ad- 21 through 26.
dress, memory address and return store address fields jn addition, other bits of buffer register 208 are set
with data accessed from the computer memory by 15
 as fo||ows-
using the initial value of the computer address field as
 a Bjts 2o, 27, and 28 to binary ones,
an address. The control word has the address of the re-
 b Bjts 7 through 16 to binary zeroes,
questing computer in the return address field. The con-
 The control word so formed precedes the data in the
trol word is sent out on the Type 1 output channel 204. message to be sent
The IOP control 200 goes on to the next operation as 20
 Jhe ,op contro, 200 a|so reads from (he channe,
the response to this request will be handled automati-
 controi word register 258 the following information:
cally by the Type 1 input channels.
 a The nurnber of words field into the word counter.
Input data from another computer operation makes use
 b The memory address field into the ,east significant
of one Type 1 input channel 250.
 bit positions of the operand program counter 255.
This operation requires no stored commands or any 25
 Jhe lQp ^ ^ ^ ^ ^ ^ ^^
action by the IOP control 200. All information neces- .„
 t 2sg freej the . channe, fof fimher
sary ,s, found in the received control word. The control
 ations. The contro, word in buffer ister 208 is
word holds the binary code of 111 in bit positions 20
 sent Qut oyer ^ T , t channe, 2Q4 and {he
27, and 28. The control word is copied into a channel
 first data word accesse(J from ter me
control word register 258 if party checks ,n parity 30 ^ ^ ^ ^
 fa t[mam^ ^ n Jt data
check 257a and 2576 on both halves of the control , . . , .. . ' . . ,
, . . _ .. ... word is read from memory so there is no break in the
word are correct. As the first data word is received sen- . . . . ... . , . ,,
., . . , , . , „. . „__ , _ , transmission. A parity bit is added by a parity generator
ally into the channel buffer register 257, the Type 1 -,„,. . ,^ .•
 f ^ • . ,T,L
... ... ~ „ 212 for each 16 bits of data transmitted. When theinput channel i s se t up as follows: . , , . . . .
a. The number of words filled (bits 1 through 6) of 35 word counter reaches zero, the operation ,s completed,
the control word register are copied into the word
 K
 OutPut <* data <° another computer, when ordered
counter 2 5 6 o r
 b y a contro| word frOm memory, makes u s e o f t h e I O P
b. The return store address field (bits 7 through 12) co"';ro1 20° and the TXPe 1 output channel 204.
of the control word register are copied into the The °PeratIon beg'ns when a Control word having the
least significant bit positions of the operand pro- 40 code 011 in bit Positions 20, 27, and 28 is read from
gram counter 255, limiting the area of memory that memory into the contro1 word reeister 207 of the IOP
can be stored into directly by the external com- contro1 20°- The contro1 word ls modified by filling the
_uter computer address and memory address fields of such
An error parity check on either half of the control word with data accessed from memory by using the ini-
word causes the Type 1 input channel to ignore the rest 45 tial value of the computer address field as a memory
of the inputs on the bus. address as previously set forth. The control word is
Each data word received on the data bus is checked read from the control word register 207 into buffer reg-
for parity. The word counter 256 is decremented one ister 208 and blt position 20 of the buffer register is set
count for every 17 bits received on the bus. The parity to a binary one. The number of words field of the con-
bits are discarded and the data bits assembled into 32 50 tro1 word register is read into the word counter 209.
bit words and stored in computer memory. When the The contents of the memory location following that lo-
word counter 256 reaches zero, a status word is formed cation holding the control word are read into the oper-
and stored in computer memory after the last data a"d program counter 201 as the address of the first
word. The Type 1 input channel 250 goes to the idle data word in the memory. The remainder of the opera-
mode ready for the next operation. tion is tne same as tne output of data when requested
Output data to another computer output operates in by another computer previously set forth,
one of two ways: one way is to fetch a control word Set matrices in other computers operation makes use
from memory and the other way is to receive a control of the IOP control 200 and the Type 1 output channel
word requesting data over the Type 1 input channel „ 204.,
250. The operation begins when the control word read
Output of requested data to another computer makes from memory into the control word register 207 con-
use of the IOP control 200, the Type 1 output channel tains the binary code 0001 in bit positions 25 through
206, and one Type 1 input channel 250. 28. The data address field of the control work is read
The operation starts when the Type 1 input channel
 65 out into the least significant bit positions of the operand
250 receives a control word containing the binary code program counter 201 and data in the memory location
011 in bit positions 20, 27, and 28. The input channel with this address is read out. Bit positions 5 through 16
250 places the control word in its control word register of the control word register 207 are filled with this
3,783,250
37 38
data. These bits now represent the data that are to be lively. These bits are the number of words field and are
set into the matrices of the other computers. set to a value of one if only one matrix is to be sampled
The contents of the control word register 207 are or to a value of three if all matrices are to be sampled,
read into buffer register 208 and then sent out on the as set forth.
Type 1 output channel 204. The transmission of the last 5 The computer address field (bits29 through 32) is
parity bit formed in parity generator 212 after the word generated according to which computers requested the
is sent completes the operation. sampling The IOP control 206 tests each Type 1 input
Set own matrices according to data from another com- channel interrupt 259. If the interrupt 259 is true, the
puter operation makes use of the IOP control 200 and bit positions 25 through 28 of the channel control word
one Type 1 input channel 250. 10 register 258 are tested for the code 1001. If the code
The operation is started when the Type 1 input chan- is present, a one is placed in the computer address field
nel receives a control word containing the binary code bit position corresponding to that computer. If the code
0001 in bit positions 25 through 28. Bit positions 23 is not present, or the interrupt 259 was false, a zero is
and 24 are investigated to determine which matrix or placed in the address field. This is done for all the Type
matrices are to be set. Th data in bit position 5 through 15 1 input channels. The control word is now complete
16 are transferred to the appropriate matrices as speci- and is transferred to-buffer register 208.
fied by bits 23 and 24. The Type 1 input channel re- The control word is transmitted out over the Type 1
turns to the idle mode completing the operation. output channel 204. After the first half of the control
Sample matrices in another computer operation in- word is transmitted, either-the R matrix 106 or other
volves the IOP command control 200, the Type 1 out- 20 specified matrix is read into the lower half of the bit po-
put channel 204, and one Type 1 input channel 250. sitions of buffer register 208. The R-matrix 106 is read
The operation starts when a control word containing in if all matrices are to be sampled. If only one matrix
the binary code 1001 in bits 25 through 28 is read from was to be sampled, the operation ends after the data are
memory into the control word register 207. The com- transmitted from buffer register 208. If all matrices are
puter address field is set up as set forth hereinabove 25 to be sampled, the P-matrix 105 and S-matrix 116 is
and the control word sent out over the Type 1 output copied into buffer register 202. The Operation is corn-
channel 204. The IOP control 200 sets the word Plete when a" the data in both buffer register 202 and
counter 209 to 34. The word counter 209 is counted 208 are transmitted.
down at the predetermined logic clock rate. During this The following chart set forth the number of conven-
34 clock pulse period, the IOP control 200 monitors 30 tional binary flip-flops contained in the units of the
the Type 1 input channel interrupts 259. When the cor- IOP:
reel interrupt is set true, The IOP control 200 com-
 BITE COUNTER 245 AND REAL TIME COUNTER
pares bits 21 through 26 of the channel control word 240 ELEMENTS
register 258 with bits 7 through 12 of the IOP com-
mand control word register 213. If they match, the IOP 35 Unit
 pi. F[*«*
command control resets the word counter 209 and goes
 t Resel value store Register 243 'P °P\s
On to the next operation. 2. Real Time Counter 242 15
ir»t_ . f u j » i_ »i_ ¥»-.»» j . i 3. Real Time Counter Interrupt 241 1If the two fields do not match, the IOP mode control 4. BITE Counter 245 16
206 resumes monitoring the interrupts. If the word 5. BITE Counter Load Request Discrete 246 i
counter 209 reaches zero before the right control word 40 « SoTc^nSS'Si0'*'"* "7 \
is received from channel interrupt 259, the IOP forms
a status word indicating the failure to receive the re- MASTER SYNC CONTROLLER 220 ELEMENTS
quested data and stores it away in computer memory.
 Unj l Bits
The IOP mode control 206 goes on to the next opera- (FMp-Fiops)
.• . 45 I. Counter I 224 4
llon
- 2. Counter 2 226 1
Sample matrices as requested by another computer 3. start Counter i 224a
operation makes use of the IOP mode control 206, the < ^  R^S'i"^ 227
Type 1 output channel 204, and one to three Type 1 (,. Not AII Received indicator 228
input channels 250. ... I t?'\c^c D>*"<*' ">L,, - . i j -.u .u u- 50 8. Mask Register 229 4The operation starts when a control word with the bi-
 9 Mode control 222 5
nary code 1001 in bit pOStionS 25 through 28 is re- 10. Input Channel (4 required per Master Sync
ceived by one Type 1 input channel 250. The receiving ^"""Ma's'ter Sync word Address
channel sets its interrupt 259 true. The IOP mode con- Register 2as 4
trol 206 samples the interrupts 259 after completion of
 55 £ c±«|T^S»f ttSfias *
its last operation and, upon finding one true, proceeds
to check the bits 25 through 28 to determine the type . TYPE 1 INPUT CHANNEL 250 ELEMENTS
of operation. (Four Sets Required)
The IOP mode control 206 then reads the return
store address field into bits 21 through 26 of buffer reg-
 6Q
 Unit
 (F|. ^*l«
ister 208. Bits 23 'and 24 of the channel control word i. Bit Counter 2S6a >P °PS6
register 258 are read into the control word register 207 ?• Word Counter 256 6
, , „_ . „.„ _. _^> „., . 3. Operand Program Counter 255 16
of the IOP command store register 213. Bits 20, 27 and
 4 channel Buffer Register 252 34
28 are set to ones. If bits 23 and 24 of the register 213 s. Parity check A 257a i
are set to zeroes, then bits 6 through 1 of the control
 65 7 p"||* Err" ln(Jicator 2s7c i
word register 207 are set to 000011, respectively. Any 8. channel Control Word Register 258 34
other code in bits 23 and 24 of register 213 causes ^J iuff.^Cw'r'SS'™1""' 32
000001 to be Set into bit position 6 through 1, respec- I I. Memory Write Discrete 261 I
3,783,250
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12. Comparison Register 253 go
 to withdraw from voting, and the remaining three
1 3 . Comparison Indicator 2 5 4 2 *rr*,ni i 1 1 •M. comparison Counter 254a 3 VCS es then assume the three-way voting mode,
is. channel Arrival Discrete 251 i The hardware design in the VCS permits the variety
I?.' MPod"conn,<ro,m26r °iSCrete "" 7 of desired interconnection modes to be adaptively es-
5 tablished in accordance with the operational/failure
TYPE 1 AND 2 OUTPUT CHANNELS AND IOP
 status determined in the control unit 100 of the VCS.
COMMAND CONTROL 200 ELEMENTS The hardware in the IOP and the VCS is controlled
Unit Fiip-Fiops by a software executive control program in the com-
i. Command Program Counter 203 16 puter system S. This program is distribted among the
1. R^ai^^iZed indicator " 10 four computer modules, with the VCS hardware acting
205 i upon the instructions of the software control system by
4. command Store Register 204 32
 tne acjaptive majority rule previously set forth. In this
5 . Interrupt Counter 2 1 3 2 i _ _ i r r - i i - • j6. Buffer Register i 202 32 manner, hard core software failures are eliminated.
7. Buffer Register 2 208 32 The VCS further, as has been previously set forth, pres-
*: BircountelTo"' 6 '5 ents the condition of its operational/failure status as
10. Parity Generator 212 i well as the results of the voting/comparison processes
11. Critical indicator 205 . i performed in the voter-comparator-selector unit 140
12. Control Word Register 207 32 K r
13. vcs Switched indicator 205 i for examination when interrogated by the software ex-
u. input/Output indicator 205 i ecutive program.
15. Retransmission Indicator 205 I 20 . • <• i. • • ,16. Retransmit Counter 210 2 As an example of the operation, computer modules
17. Acknowledge Word store 214 16 A, B, and C may operate in a three-way voting mode,
£ £E3£ word fnrr^r 2°S i «* computer module D performing another task or in
20. Overflow indicator 205 ia standby state, or a failed state. The VCS of the con-
21. BITE counter Filled indicator 205 i trol apparatus P currently voting, for example the con-
22. Sync Error Indicator 205 1 25
23. Real Time Counter Error indicator 205 i trol apparatus P associated with computer module A,
24. start Select indicator 2os i receives copies of the message from each of the three
25. Master Sync Late Indicator 205 1 j , A r> j /~. j «• j «26. Own vcs indicator 205 i computer modules A, B, and C, and performs an adapt-
27. Mode control 2is , 9 ive majority vote on the contents of the message in the
TYPE 2 INPUT CHANNEL 270 ELEMENTS 30 ^8. The adaptive majority vote so determined in the
VCS is transmitted on the I/O bus 10 to the external
Uni t . Fiip-Fiops subsystem. At this time, the lOP's in each of the appa-
2. ParHyThe'ck"™ t ratus p associated with computer modules A, B, and C
3. comparison Register 273 80 monitor the messages transmitted by the VCS by com-
4. word Counter 271 6
 ri the inforrnation sent to the VCS with the infor-5. Signal Detector 275 I •" f ,° . ,,„,6. Type 2 input channel Operating mation transmitted on the I/O bus 10, noting any dis-
indicator 276 i crepancies and forming a "Go/No-Go" code and send-
7. Comparison Indicator 272 1 . . . . _ ,^r* i j e- i •8. Type 2 input channel Operation ing such code to the VCS at the end of the monitoring
Complete indicator 277 i process from each IOP. Once again, the majority "Go/-
9
 indicator0^0,' "* <lnduding **"* E"°'
 7 40 No-Go" opinion transmitted on the I/O bus 10.
As has been previously set forth, the conventional In- Each IOP also monitors the Go/No-Go code trans-
put/Output unit in the computer modules A, B, C, and milled on the bus in order to determine if such IOP is
D may alternatively be used with the VCS of the pres- in agreement with the majority adaptive vote. The IOP
ent invention in addition to the IOP set forth herein- can then retransmit the message in the event of a ma-
above. 45 jority No-Go opinion.
The lOP's may then proceed to the next message in
OPERATION OF INVENTION
 the program from the computer memory, or may be re-
in the operation of the present invention, tfie com- quired to re-transmit the previous message. This re-
puter system S may be operated in-a variety of inter- transmission is attempted twice with the same VCS,
connection modes depending upon the desired degree 50 and if three successive transmissions fail, the lOP's then
of redundancy in the processing of the data by such switch over to a new VCS. Three successive transmis-
computer system. The interconnection modes are per- sion failures with the new VCS will result in the soft-
formed in the adaptive voting in the voter-comparator- ware program in the computer memory being notified,
selector unit 140 of the VCS. The votin taking place is The program, depending upon the criticality of the
adaptive in that once an error has been detected in a 55 operation currently being performed may attempt to
computer module or the control apparatus P associated self-repair the computer modules to overcome the
therewith, output signals and data and commands from transmission failure, or may omit the transmission of
such computer module are disregarded in subsequent the message, should such message be noncritical, or
voting in order that erroneous data are not used in the other steps may be taken in accordance with the desires
computer system S. When the erroneous data are de- of the software programmer, in order that the com-
tected in the adaptive voting, a software program puter system S operates in a fail-operation, fail-safe
stored in the memory of the computer modules may re- manner.
place the failed or erroneous computer module with a The foregoing disclosure and description of the in-
standby computer module.if less than four modules are
 65 vention are illustrative and explanatory thereof, and
taking part in the adaptive voting. If all four computer various changes in the size, shape, materials, compo-
modules are taking part in four-way voting, the soft- nents, circuit elements, wiring connections, and
ware program may instruct the failed computer module contacts, as well as in the details of the illustrating cir-
3,783,250
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cuitry and construction may be made without departing P matrix storage means for storing the signals indica-
from the spirit and the invention. live of the operational/failure status of each of said
What is claimed is: computer modules,
1. An adaptive control apparatus for a plurality of R memory matrix means for storing signals represent-
self-testing data processing computer modules whereby 5 ing desirable interconnection modes for said corn-
operational computer modules of said plurality of inter- puter modules,
connectable with a data bus and failed computer mod- R matrix logic means coupled to said P matrix stor-
ules of said computer are excluded from communica- age means and said R matrix means and responsive
tion with the data bus in accordance with the opera- to said signals stored therein to derive signals by an
tional/failure status of the computer modules, said ap- i o adaptive majority logic decision to indicate a de-
paratus comprising: sired interconnection mode for said computer
a control means for each computer module for deriv- modules;
ing the operational/failure status of each of said
 an adaptive voter comparator switch means coupled
computer modules, determining a desired intercon-
 to saj<j R matrix logic means and to each said com-
nection mode for said computer modules and gen- 15 puter module and operative in response to the
crating an electrical signal representative of said jnput sjgnals and said computer modules and the
desired interconnection mode, each said control signals derived from said R matrix logic means to
means for each computer module including P ma- connect selected computer module to the data bus
trix logic means electrically interconnected with
 in the desired interconnecting mode by adaptive
said computer modules for receiving input data sig- 20 majority voting in accordance with their opera-
nals from each said computer module and for de- tional/failure status
riving signals indicative of the operational/failure
 3 An adaptive controi apparatus as recited in claim
status of each said computer module from input
 2> further inc)uding input-output processor means with
data signals,
 each cofnputer and operably coupled with said data bus
P matrix storage means for storing the signals indica- 25
 for effecting intercommunication and control opera-
tive of the operational/failure status of each of said
 tion between said computer modules and said control
computer modules, means for each computer module.
R memory rnatnx means for stonng signals represent-
 4 An ^ ^^ u& as redted jn clajm
TterToaduLsnterC°nneCtl0n ' ^"^ 2> further including means couPled to said R matrix
_ " . . . ' , . . . _ . logic means and to each said computer module for in-R matrix logic means coupled to said P matrix stor- .. .. ... . -. j6
 . ., „ . . . spectmg the input data signals to said adaptive voter
age means and said R matrix means and responsive r o r o \_ • .
. ., . . . ... . . . . - • • j- comparator switch means to detect errors therein andto said signals stored therein to derive signals mdic- « • • u i
 c ,_
,
e
 . . . . . . j - .. effectively remove the erroneous signals from the
ative of a desired interconnection mode for said . . . . • , •? .
computer modules- 35 adaPtIve majority voting process of said-adaptive voter
an adaptive voter comparator switch means coupled comparator switch means. _
to said R matrix logic means and to each said com- , 5- An adaptive control apparatus as recited m claim
puter module and operative in response to the 2 wherein each said computer module includes self-test
input signals from said computer modules and the equipment and is responsive to self-test equipment for
signals derived from said R matrix logic means 40 indicatin6 a failure in the operation of such computer
which are indicative of the desired interconnection module and sald P matnx lo8IC means derives said si8-
mode for said computer modules to connect se- nal indicative of the operational/failure status of each
lected computer modules in the desired intercon- computer module by indicating a failure test for a par-
necting mode ticular computer module when the particular module is
2. An adaptive control apparaus for a plurality of 45 '"dicated as failed by self-test equipment or whenever
self-testing data processing computer modules whereby a majority of the computer modules currently voting
operational computer modules of said plurality are in- indicates such particular computer module is in a fail-
terconnectable with a data bus and failed computer ure status,
modules of said plurality are excluded from communi- *• An adaptive control apparatus as recited in claim
cation with the data bus in accordance with the opera- 50 3 wherein said adaptive control apparatus controls four
tional/failure status of the computer modules, said ap- data processing computer modules and said R memory
paratus comprising: matrix means stores signals representing interconnec-
a control means for each computer module for deriv- tion modes for said computer modules wherein the
ing the operational/failure status of each of said computer modules are operative in a majority mode
computer modules, determining a desired intercon- 55 thereby performing a redundancy reduction of either
nection mode for said computer modules and gen- four to one or three to one.
crating an electrical signal representative of said 7. An adaptive control apparatus as recited in claim
desired interconnection mode, each said control 3 wherein said adaptive control apparatus controls four
means for each computer module including P ma- data processing computer modules and said R memory
trix logic means electrically interconnected with 60 matrix means stores signals representing interconnec-
said computer modules for receiving input data sig- tion modes for said computer modules wherein the
nals from each said computer module and by computer modules are operative in a comparison mode
adaptive majority voting deriving signal indictive of thereby performing a redundancy reduction of two to
the operational/failure status of each said com- one.
puter module from said input data signals, 65 * * * * *
